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Recently, there has been an increasing demand for low-power and small form-factor 
micro- and sub-micro-gravity MEMS accelerometers for a variety of applications 
including measurement of the low-frequency content of vibratory disturbances, 
inertial navigation and geophysical sensing.  High-performance accelerometers can 
also be utilized in ultra-small size for large-volume portable applications such as 
laptop computers and cellular phones.   
This dissertation presents the design and development of a mixed-signal low noise 
second-order Σ∆ integrated circuit (IC) for the open-loop and closed-loop operation of 
integrated capacitive micro- & nano-gravity accelerometers. The micromechanical 
accelerometers are fabricated in thick (>100 µm) silicon-on-insulator (SOI) 
substrates. The IC provides the 1-bit digital output stream and has the versatility of 
interfacing sensors with different sensitivities while maintaining minimum power 
consumption (<5 mW) and maximum dynamic range (>90 dB). A fully-differential 
sampled-data scheme is deployed with the ability of low-frequency noise reduction 
through the use of correlated double sampling (CDS) scheme. In this work, the 
measured resolution of the closed-loop CMOS-SOI accelerometer system, in the 
presence of high background accelerations, is in the micro-g (g: gravity) range. In this 
design, a second-order SC Σ∆ modulator is cascaded with the accelerometer and the 
front-end amplifier. The accelerometer operates in air and is designed for non-peaking 
response with a BW-3dB of 500 Hz. A 22 dB improvement in noise and hence dynamic 
range is achieved with a sampling clock of 40 kHz corresponding to a low 
oversampling ratio (OSR) of 40. The interface IC consumed a current of 1.5 mA from 







Microelectromechanical systems (MEMS) are small integrated devices that are 
usually fabricated on a silicon substrate and combine electrical and mechanical 
elements for sensing or actuating purposes. While the support electronics are 
implemented using IC fabrication processes, micromechanical components are 
fabricated through micromachining sequences that selectively remove parts of the 
silicon or add new structural layers to form the three-dimensional electromechanical 
elements. Examples of MEMS components include micromirrors, RF MEMS 
switches, microresonators, microaccelerometers, and microgyroscopes [1–5]. Other 
new applications are rising as existing technologies are applied to miniaturize and 
integrate conventional devices.  
Micromachined accelerometers are one of the most important classes of MEMS 
devices that hold the second largest sales capacity after the pressure sensors. There are 
a wide range of applications that require acceleration measurement such as 
automotive safety and stability, biomedical applications, oil and gas exploration, and 
computer accessories. Moreover, high-resolution and high-accuracy accelerometers 
[57] are required in specific areas including earthquake detection, GPS-augmented 
inertial navigation, spacecraft guidance/stabilization, and geophysical sensing. High-
performance accelerometers can also be utilized in ultra-small size for large-volume 
portable applications such as laptop computers and cellular phones.  
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Non-resonant capacitive displacement sensing is a common transduction mechanism 
exploited in microaccelerometers, which provides high sensitivity and resolution, low 
temperature dependency, good DC response, and good noise performance compared 
to other mechanisms of the acceleration measurement such as resonance, tunneling, 
piezoresitive, and piezoelectric [6–9]. Capacitive microaccelerometers reduce 
footprint, cost and weight and commence new market potentials for consumer 
applications with better performance and redundancy. Currently, high-performance 
mixed-signal interface circuits have received growing attention towards higher-level 
of integration, power reduction and noise cancellation (improved resolution). The new 
generation of microaccelerometer interface architectures should have the versatility of 
interfacing with sensors of various sensitivities while maintaining low power 
consumption, small drift, increased functionality, and large dynamic range [10–14].  
There are two main categories of capacitive interface architectures: continuous-time 
and discrete-time. Continuous-time circuits include resistors, capacitors and op amps. 
They are more suitable for discrete-component designs because absolute tolerances of 
integrated resistors and capacitors are not good enough to monolithically achieve 
high-linearity and high-accuracy analog signal conditioning [15]. Also, the 
requirement for large resistors and capacitors is another limitation that makes it 
difficult to implement these architectures in an integrated format. Therefore, analog 
sampled-data techniques have been utilized to replace resistors resulting in switched-
capacitor (SC) circuits that consist of MOSFET switches, capacitors and op amps. 
Different sampled-data interface ICs for microaccelerometers have been previously 
reported in literature [16–21]. One important reason for the success of SC circuits is 
that the accuracy of the signal processing system is proportional to the relative 
accuracy of capacitors. Primary features of SC circuits include CMOS compatibility, 
3 
  
good accuracy of time constants, good voltage linearity, and good temperature 
characteristics [15]. They also improve low-frequency noise through correlated 
double sampling (CDS) or chopper stabilization techniques and can provide a direct 
digital output [22–25]. Their primary disadvantages are clock feedthrough, charge 
injection, requirement for non-overlapping clocks, and input bandwidth limitation. 
 
1.2 HISTORY  
Due to the low-cost and high-volume demand, the majority of commercially available 
MEMS accelerometers have been automotive grade i.e., milli-g resolution in a few-g 
dynamic rage. Analog Devices, Inc (ADI) is one of the most successful pioneers in 
developing inertial microsystems [26]. The ADXL50 was the first integrated 
microaccelerometer commercialized by ADI for automotive applications that was 
fabricated through a 2 µm thick polysilicon surface micromachining process in 1991 
[26]. The ADXL40 [26] is a new generation of microaccelerometers that is fabricated 
on 10 µm thick silicon-on-insulator (SOI) wafers with higher resolution (sub-milli-g 
range) and smaller size (Figure 1.1). ADI had shipped over one hundred million 
accelerometers by the end of year 2002 and since then has maintained its leadership 
position as the industry's largest volume supplier of single-chip MEMS 
accelerometers and integrated MEMS gyroscopes. The ADXRS150/300 is the only 
commercially available device that integrates both an angular rate sensor and signal 
processing electronics onto a single piece of silicon [27]. Figure 1.2 shows the 
functional block diagram of the ADXL250, a fully integrated dual axis capacitive 




Figure1.1: The microaccelerometer family of ADI [26]. 
 
Figure 1.2: Functional block diagram of ADXL250 [28]. 
This accelerometer operates in an open-loop configuration, suggesting that sufficient 
linearity and accuracy is achievable without force-feedback scheme. It has a 
resolution of 1 mg/√Hz with a dynamic range (DR) of 80 dB. 
During the past few years, there has been an increasing demand for low-power and 
small form-factor micro- and sub-micro-gravity MEMS accelerometers. Sub-micro-
gravity accelerometers are required for measurement of vibration on platforms 
installed on earth, space shuttles, and space stations as well as gravity gradiometry 
and earthquake detection. Conventional systems are bulky, complex and expensive, 
and consume a lot of power [29]. For example, Figure 1.3 shows an integrated triaxial 
accelerometer designed to measure general environmental vibrations from ZIN 
Technologies [30]. It measures 3.5 inches in height by 3.6 inches in width by 4.4 




Figure 1.3: A triaxial micro-gravity accelerometer from ZIN Technologies [30]. 
In response to such performance needs, high sensitivity capacitive MEMS 
accelerometers have been introduced using a variety of surface [31–38] and bulk 
micromachining [39–46] techniques. In surface micromachined devices, the thickness 
of the deposited layer and hence, the proof mass is small, causing limitations on the 
performance of accelerometers. Typically, the resolution of commercial surface-
micromachined accelerometers is in the milli-g range.  On the other hand, bulk 
micromachining provides larger proof mass and larger capacitive area that leads to a 
higher resolution and greater sensitivity.  
Researchers at the Carnegie Mellon University have introduced a unique approach to 
the MEMS capacitive accelerometers [19]. They have developed a new post-CMOS 
micromachining technology that enables the integration of micromechanical 
structures with conventional CMOS circuits [20] [35] [37]. In this method, the 
microstructure and the lateral sense capacitance are fabricated through electrically 
isolated, multi-metal routings with an overall-thickness of 5 µm. The isolating 
composite structure is integrated with the electronics to increase transducer sensitivity 
by minimizing parasitic capacitances. In this process, fabricated microaccelerometers 
are very tiny (350 µm × 500 µm) with a very small proof mass (<1 micro-gram) 
causing the mechanical noise to increase and the electrical sensitivity to decrease. The 
best reported resolution is 50 µg/√Hz at 400 Hz in a linear range of ±7g [38].  
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Researchers at the University of Michigan demonstrated a bulk-micromachined 
accelerometer system with micro-gravity resolution in their recent publications [41–
46]. However, their fabrication process is complex and requires a number of steps, 
combining surface and bulk micromachining. Moreover, high temperature steps make 
the fabrication technology not CMOS-compatible [41].  In addition, the large 
capacitive area along with the small stiffness of those devices makes them susceptible 
to stiction during the wet-release process, which reduces yield. The used interface 
circuit is generally a closed-loop electromechanical Σ∆ modulator, including the 
sensor’s transfer function in the forward loop (Figure 1.4). Five different clock phases 
are required for the proper operation of the system (see Figure 1.4). The chopper 
stabilization scheme is used for the low-frequency noise suppression [45]. However, 
there has been no clear explanation on how effectively the low-frequency noise is 





Figure 1.4: Schematic view of a fully-differential front-end interface circuit [45]. 
Our group has been working on a project (funded by NASA) to fundamentally 
explore accuracy and resolution limits of capacitive microaccelerometers with a goal 
of achieving sub-micro-gravity resolution and stability (<200 nano-g) in an integrated 
cost-effective implementation. There has been no investigation of sub-micro-gravity 




Bulk-micromachined accelerometers will dominate the next generation of high-
resolution, high-accuracy microaccelerometers. They are utilized in more products, 
particularly as the technology continues to drive the development of brand new 
products. Their fabrication processes become simpler and provide electronics 
integration. Their large proof mass and high sensitivity push the resolution down to 
sub-micro-g level and the electronic noise floor is no longer a limiting factor. 
However, their transduction capacitances are large (in the range of 10’s of pF), which 
put limitations on current interface circuit architectures in terms of die size, power 
dissipation and speed. Therefore, new interface circuits are required to provide more 
functionality without compromising the area, power and speed.  
The objective of this dissertation is to design and implement a sampled-data front-end 
followed by an optimized-performance second-order Σ∆ modulator to readout and 
control a new micro-g bulk-micromachined SOI accelerometer. The performance of 
the interface IC is not limited by the large value of the sense capacitance and provides 
micro- & sub-micro-g overall resolution. The accelerometer’s capacitive sensitivity 
(∆C/gravity) is increased by reducing the gaps through post-deposition of doped low 
pressure chemical vapor deposited (LPCVD) polysilicon.  The mechanical noise floor 
per unit area is improved by keeping thick silicon seismic mass on the backside of the 
sensor. In contrast to the previously reported Σ∆ microaccelerometers, in which the 
mechanical transfer function of the sensor was typically the only element of the loop-
filter [43], in our design, a switched-capacitor (SC) second-order Σ∆ modulator is 
cascaded with the accelerometer and the front-end amplifier. High capacitive 
sensitivity eliminates high gain requirement of the front-end and helps with better 
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quantization noise shaping [89]. The accelerometer operates in air and is designed for 
non-peaking response with a BW-3dB of 500 Hz. By including the low-pass transfer 
function of the sensor in the forward loop, the closed-loop system helps with better 
reshaping of the inter-stage circuit noises. Since the mechanical bandwidth of sub-
micro-g SOI accelerometers can not be very small in a microscaled accelerometer, the 
overall noise bandwidth can be further reduced by the electronics (<10 Hz). The 
accelerometer is wirebonded to the interface circuit. However, there is a potential to 
integrate the MEMS device with the IC chip on the same SOI substrate if IC 
fabrication on the thick SOI wafer is accessible. To improve the noise performance of 
sub-micro-gravity (<200 ng) capacitive accelerometers, the proof mass should be very 
large (10-30 milli-gram) and the capacitive sensitivity should be also large (20-50 
pF/g) [47]. Investigation of the circuit and sensor requirements to achieve deep sub-
gravity resolution and stability is the other major task.  
This dissertation is organized in seven chapters. CHAPTER 1 briefly introduces the 
history of the MEMS accelerometers and the motivation behind our work. 
CHAPTER 2 discusses the accelerometer’s principle of operation and determines the 
technological requirements for improving the resolution and stability of the sensor. 
The electromechanical design equations of the in-plane capacitive microaccelerometer 
are introduced. Two novel accelerometer’s fabrication processes are developed that 
enable the implementation of high yield and high performance capacitive SOI 
accelerometers with micro- and sub-micro-g resolution and stability. The design 
specifications of high aspect ratio dry-released SOI accelerometers are provided and 
two fabricated micro- and sub-micro-g SOI accelerometers are presented. CHAPTER 
3 introduces a new input switching scheme for a front-end SC charge amplifier with 
analog output that eliminates area-consuming on-chip reference capacitors. Open-loop 
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static and dynamic characteristics of the micro-g SOI accelerometer wirebonded to 
the CMOS IC are obtained. CHAPTER 4 presents a low-power high-performance SC 
interface circuit to readout the sub-micro-g SOI accelerometer. The very low-
bandwidth requirement of the sub-micro-g CMOS-SOI accelerometer system 
necessitates significant low-frequency noise reduction and band limiting that are 
addressed in details. Sub-micro-g performance results of the accelerometer 
wirebonded to the chip are provided. CHAPTER 5 introduces the development of an 
open-loop Σ∆ CMOS-SOI accelerometer system with an acceleration resolution of 
110 µg/√Hz and a dynamic range of 85 dB. This architecture relies on a front-end 
charge amplifier and a back-end first-order SC Σ∆ modulator with an output 
bitstream. It is explained in details how the back-end Σ∆ modulator is effectively 
decoupled from the sensor (to achieve optimized performance regardless of the sensor 
capacitance). A complete static and dynamic characteristic of the entire system is 
reported. CHAPTER 6 discusses the implementation and characterization of a force-
rebalanced high-order Σ∆ CMOS-SOI accelerometer with micro-gravity resolution 
and stability and an extended dynamic range of 95 dB. System-level modeling and 
simulation of the entire closed-loop accelerometer are performed that are used as 
design and analysis guidelines for the circuit-level implementation. Simulation results 
are evaluated through the silicon-implementation of the closed-loop Σ∆ CMOS-SOI 
accelerometer and measurement results are obtained. CHAPTER 7 briefly 
summarizes the research contributions and gives recommendations to impalement 






SOLID MASS CAPACITIVE SOI ACCELEROMETERS 
 
2.1 OVERVIEW 
A silicon-on-insulator (SOI) wafer is a layered structure consisting of a silicon layer 
(50 nm-150 µm) on top of an insulating substrate (usually silicon dioxide) and another 
thick silicon layer. Thick SOI wafers have become the substrate of choice for many 
high-performance MEMS devices such as microgyroscopes and multi-axis optical 
micromirrors [48] [49]. The use of thick SOI substrates in implementing lateral 
capacitive accelerometers has the advantage of increased mass compared to the 
polysilicon surface micromachined devices [50–52], which results in reduced 
Brownian noise floor. The performance of bulk silicon accelerometers is typically 
limited by the electronic noise floor, which can be improved with increasing the 
sensitivity (∆C/gravity) of the accelerometer [53–55]. To achieve higher sensitivities, 
one should increase the capacitive area, reduce the capacitive gap size, and reduce the 
mechanical stiffness of the device, which in turn increases the possibility of stiction in 
the release step. [56–58].  Therefore, processing techniques that avoid wet release of 
the microaccelerometer while maintaining high sensitivity per unit area are of interest. 
Figure 2.1 shows the schematic diagram of an in-plane capacitive SOI accelerometer 
with a solid seismic mass. A solid proof mass with no perforation results in more than 
25% increase in mass per unit area, smaller form-factor and improved mechanical 




Figure 2.1: Schematic diagram of a lateral capacitive SOI accelerometer. 
The proposed SOI accelerometers are fabricated through a backside dry-release 
process that eliminates the need for release holes in the proof mass. It is also possible 
to keep some part of the silicon handle layer in the back of the proof mass to add more 
mass and improve the performance (Figure 2.2).  
 
Figure 2.2: Schematic diagram of an SOI accelerometer with added seismic mass. 
In this chapter, the design and implementation of high-resolution and high-accuracy 
capacitive SOI accelerometers in low-resistivity (< 0.01 Ω.cm) thick SOI substrates 
are presented. It will be explained how the resolution and sensitivity of the dry-
released SOI accelerometers are each improved by 10× to achieve, for the first time, 





2.2 PRINCIPLE OF OPERATION 
The simplified lumped-element model of a differential capacitive microaccelerometer 
is shown in Figure 2.3.  
 
Figure 2.3: Lumped-element model of a capacitive microaccelerometer. 
The accelerometer consists of a seismic proof mass (M) that responds to the external 
acceleration (aext) with respect to its frame (X=Y-Z) in line with the sense direction. 
Four tethers (K) suspend the proof mass, and the surrounding air imposes the squeeze 
film damping (D) on the structure. The movement of the proof mass causes the inter-
electrode capacitors to change, and the interface circuit detects minute changes of the 
sensor’s capacitance. Dynamic behavior of the sensor is governed by the Newton’s 
second law of motion: 




M D Kx F Ma
dt dt
+ + = = −              (2-1) 
The effective spring constant (K) of the accelerometer is expressed by [59] 
                    [ ]/mechanical electricalK K K N m= −                         (2-2) 
The mechanical and electrical stiffness of the structure are given by [60] 
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=              (2-4) 
where Ex is the Young's modulus of silicon in the sense direction; h, wt and lt are the 
height, width and length of the tethers, respectively; Ne is the total number of sense 
electrodes with the length of le and initial gap spacing of d; VDC is the applied DC 
voltage to the sense capacitors. Accelerometers are designed such that 
Kelectrical<<Kmechanical. The air pressure distribution in the gap is modeled by the 
Reynolds equations [61] [62]. By integrating the pressure over the surface of the 
electrodes, one can obtain the force imposed by the air flow [63] [64]. The damping 
coefficient (D) is then calculated through dividing the force by the proof mass 
velocity. In [65] and [95], an analytical formula for the air squeeze film damping is 
introduced which is valid for bulk microaccelerometers with micrometer gaps: 






η  =  
 
                          (2-5) 
ηeff is the effective viscosity of air (18.5×10-6 Ns/m2). It is assumed that the length of 
the electrodes (le) is larger than the height of the electrodes (h). The fundamental 
sense limit is set by the Brownian noise equivalent acceleration (BNEA) of the 
suspended mass. This acceleration (caused by air molecules’ collisions) is expressed 
as [66] [67] 





/4 4B B m s
Hz
k TD k T h
BNEA
M MQ capacitive gap
ω  = = ∝   
           (2-6) 
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In this equation, kB is the Boltzmann constant; T is the absolute temperature; 
0
K
Mω = is the accelerometer natural angular frequency (first flexural mode); 
0MQ D
ω=  is the mechanical quality factor. Increasing the mass and reducing the air 
damping improves the mechanical noise floor. However, reducing the damping 
increases the possibility of resonant behavior (high-Q) and sensitivity to higher order 
mechanical mode shapes that are not desirable. Another limiting factor is the circuit 
noise equivalent acceleration (CNEA) that depends on the capacitive resolution of the 
interface circuit (∆CMIN) and the capacitive sensitivity (S) of the accelerometer 
(S=∆C/gravity):  






               (2-7) 
The static sensitivity of a differential accelerometer (S) is equal to [65] 
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             (2-8) 
In this equation, CS is half of the rest (initial) capacitance in between the proof mass 
fingers and the sense electrodes. Finally, the total noise equivalent acceleration 
(TNEA) of the accelerometer is expressed as 
         
2







            (2-9) 




2.3 DESIGN AND FABRICATION OF CAPACITIVE MICRO-
GRAVITY SOI ACCELEROMETER 
Micro-gravity accelerometers are fabricated in 50 µm thick SOI wafers using a high 
yield, backside dry-release, low-temperature process comprising of two masks and 
only three plasma-etching steps. In this implementation, capacitive gaps are created 
using deep reactive ion etching (DRIE) (also known as the Bosch process) [68]. High 
sensitivity and low mechanical noise floor per unit area, which are important 
requirements to achieve micro-gravity resolution, are provided through a thick solid 
proof mass with no perforation. The use of a solid proof mass increases the mass per 
unit area by more than 25%, which results in further reduction of the BNEA and 
further increase of the sensitivity (Equations (2-6)  and (2-8)).  
 
2.3.1 ELECTROMECHANICAL DESIGN  
In this design, the overall accelerometer’s area was 5 mm × 6 mm. The sense 
electrodes’ pitch was selected to 60 µm to make the fingers stiff enough to avoid 
nonlinearities caused by the fingers’ vibration and to place 90 sense electrodes along 
the length of the proof mass. The length of electrodes was selected to 500 µm. Since 
the reliably achievable gap aspect ratio (AR=h/d) in DRIE is typically limited to 20:1 
to 30:1, increasing the thickness of the device layer improves the BNEA but it 
deteriorates the sensitivity of the device (Equation (2-8)). In other words, for a 
constant aspect ratio, increasing the thickness of the device layer increases the 
capacitive gap (d), which in turn improves the BNEA (Figure 2.4), but reduces the 
sensitivity (Figure 2.5), which consequently degrades the CNEA (Figure 2.6). In order 
to improve the sensitivity, the number of sense fingers must be increased and the 
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effective stiffness must be reduced that causes the device to be severely vulnerable to 
the stiction during the release step and normal operation. Therefore, avoiding wet 
etching steps in the fabrication process is crucial.  The TNEA is rephrased as 
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∆  =   
                      (2-12) 
where AP is the top area of the solid proof mass, AR is the DRIE trench aspect ratio, 
and ρsi is the volume density of silicon. The design objective is to minimize the TNEA 
through minimizing the BNEA and maximizing the static sensitivity (S) while 
satisfying process simplicity and size limitations. Since the sense gap size is limited 
by the AR, one can find an optimum gap size to minimize the TNEA by evaluating the 
derivative of Equation (2-10) with respect to d at zero (Figure 2.7).  





=            (2-13) 
 




Figure 2.5: Static sensitivity vs. capacitive gap changes. 
 
Figure 2.6: CNEA vs. capacitive gap changes. 
 
Figure 2.7: TNEA vs. capacitive gap changes. 
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Therefore, an optimum SOI thickness is obtained to maximize the sensitivity and 
minimize the mechanical noise floor.   
      ( ) ( ) ( )34 BNEAOPT OPT
CNEA
k
h AR d AR AR
k
= × = ×             (2-14)  
For this implementation and considering an AR of 20:1, the optimized SOI thickness 
is about 50 µm with an optimized gap size of 2.5 µm. The optimized TNEA is 1 
µg/√Hz. To avoid mechanical oscillation and achieve non-peaking transfer function 
(for additional noise filtering through the sensor), the damping factor should be large, 
which is detrimental to the BNEA. Therefore, in the design process, variation of Q 
versus gap size should be monitored (Figure 2.8).  
 
 
Figure 2.8: Quality factor vs. capacitive gap changes. 
 
A capacitive gap size in the range of 2 to 3 µm satisfies the required performance. 




Table 2.1: Target specifications of a micro-gravity SOI accelerometer. 
Proof mass size 2 mm × 6 mm 
Overall sensor size 5 mm × 6 mm 
Device thickness 50 µm 
Capacitive gap size 2.5 µm 
Static sensitivity 0.8 pF/g 
Brownian noise floor 0.8 µg/√Hz 
CNEA 0.5 µg/√Hz for ∆CMIN=0.5 aF/√Hz 
TNEA 1 µg/√Hz 
Number of sense electrodes 180 
Length of sense electrodes 500 µm 
1st flexural mode 2 kHz 
Q 1.1 
 
An ANSYS modal analysis was used to verify the mechanical behavior of the 
structure. The first flexural mode (in-plane motion) happens at 1.6 kHz (Figure 2.9). 
The second and the third modes are the out-of-plane and torsional motions that are 
apart from the in-plane mode. The accelerometer operates in air to avoid resonance 
(low-Q operation). 
 
Figure 2.9: ANSYS modal analysis of the designed microaccelerometer. 
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Figure 2.10 shows the measured frequency response of the accelerometer in low-level 
vacuum that agrees with the ANSYS prediction. 
 
Figure 2.10: In-plane frequency response of the fabricated accelerometer. 
 
2.3.2 FABRICATION PROCESS 
Fabrication process flow of the SOI accelerometer is shown in Figure 2.11.  
 
Figure 2.11: Fabrication process flow of a micro-gravity SOI accelerometer. 
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We start with a low-resistivity (ρ=0.01 Ω.cm) thick SOI wafer. The silicon under the 
proof mass is first removed from the backside of the wafer by etching the handle 
silicon layer all the way to the buried oxide (BOX). This silicon etching is fulfilled in 
an inductively coupled plasma (ICP) system using the Bosch process. The BOX is 
then dry-etched in a reactive ion etching (RIE) system. The wafer is flipped and the 
top layer is patterned all the way through the thickness of the device layer, forming 
the proof mass with capacitive gaps of 2.3 µm. Since the accelerometers are released 
from the backside, no release holes in the proof mass are required. Figure 2.12 shows 
the scanning electron microscopy (SEM) pictures of the final accelerometer. 
   
 (a)             (b) 
  
 (c)                            (d) 
Figure 2.12: SEM of a fabricated device; (a) Top view; (b) Close-up view of the tether 









Electrode pitch= 60 
µm 
Seismic Proof mass 
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The bonding pad area is minimized to reduce the parasitic pad capacitance. The 
buried oxide of the SOI substrate provides electrical isolation between the electrodes. 
If a CMOS process is carried out on an SOI wafer, then the MEMS device can be 
fabricated on the same substrate after CMOS processing is completed (CMOS post-
processing). Bonding pads, which are electrically isolated from each other and the IC, 
are then wirebonded to the CMOS chip (Figure 2.13). The metalization on the 
accelerometer bonding pads are performed simultaneously during CMOS 
metallization and hence no extra mask is needed for this step.   
 
Figure 2.13: MEMS-CMOS on the thick SOI wafer (single-chip solution). 
Although the current devices are made in low-resistivity SOI, the use of CMOS-grade 
wafers will not result in degradation in the performance since the resistance of series 
CMOS switches is in the range of 1-10 kΩ, which is much greater than the CMOS 
wafer resistance. The low-temperature processing is another important factor that 
helps in the CMOS compatibility of this implementation. 
It should be mentioned that our previous attempt to release high sensitivity SOI 
accelerometers with very compliant perforated proof mass from the front-side (using 
liquid HF through release holes) resulted in severe stiction between the proof mass 
and the handle silicon layer.  Figure 2.14 illustrates stiction in a front-side wet-
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released device, which can not be avoided even by critical point drying after the wet 
release. In contrast, the backside dry-released devices do not suffer from stiction at all 
and have solid proof mass with no perforations.  
  
(a)             (b) 
Figure 2.14: (a) SEM showing stiction in devices with no backside etching; (b) Close-
up view of a stuck electrode. 
The following is a list of unique features of this implementation: 
§ Very simple (2 masks) high-yield process à Reduced manufacturing cost 
§ Fully dry-release à Stictionless 
§ Very compliant mechanical structure à High sensitivity and low CNEA 
§ No perforation in the proof mass à Large solid proof mass and low BNEA 
§ Larger proof mass per unit area  à Small form-factor 
§ Micro-gravity mechanical noise floor à Wide applications 
§ Low temperature and CMOS compatible à Integrated Single- or two-chip solution 
 













Table 2.2: Design specifications of the micro-gravity SOI accelerometer.  
Proof mass size 2 mm × 6 mm 
Overall sensor size 5 mm × 6 mm 
Device thickness 50  µm 
Capacitive gap size 2.3 µm 
Aspect ratio (AR) 50:2.3 
Mass (M) 1.6 milli-gram 
Effective Stiffness (K) 100 N/m 
Air squeeze-film damping (D) 0.013 Ns/m 
Quality factor (Q) 0.9 
Rest capacitance (CS) 7.5 pF 
Static sensitivity 1 pF/g 
BNEA 1 µg/√Hz 
Sensor bandwidth 1.5 kHz 










2.4 DESIGN AND FABRICATION OF CAPACITIVE SUB-MICRO-
GRAVITY SOI ACCELEROMETER 
In the previous section, capacitive SOI accelerometers with micro-gravity resolution 
and sensitivity (in the order of 1 pF/g) have been introduced.  In this section through 
innovation in process, the resolution and sensitivity of the dry-released SOI 
accelerometers are each improved by 10× to achieve sub-micro-gravity resolution 
within a small size (<0.5 cm2). The figure-of-merit, defined as the ratio of the device 
sensitivity to its mechanical noise floor, is improved by increasing the solid seismic 
mass with saving some part of the handle layer attached to the proof mass (as shown 
in Figure 2.2).  Also, capacitive gap sizes are reduced by deposition of doped low 
pressure chemical vapor deposited (LPCVD) polysilicon, which relaxes the trench 
etching process and allows for higher trench aspect ratios (>30:1) in thick SOI wafers. 
The very low bandwidth requirement (<10 Hz) of sub-micro-gravity accelerometers 
necessitates significant low-frequency noise reduction and band limiting, which are 
achieved through electronics.  
 
2.4.1 ELECTROMECHANICAL DESIGN 
The sensor’s target specifications are listed in Table 2.3. Goal objectives are achieved 
for the open loop operation in air. The shock resistivity is a very important 
characteristic of the accelerometer that should be considered in the design process. As 
explained in Equation (2-6), increasing the mass and reducing the damping improves 
BNEA. However, reducing the damping increases the sensitivity to other mode shapes, 




Table 2.3: Target specifications of a sub-micro-gravity SOI accelerometer. 
Proof mass size 5 mm × 7 mm 
Overall sensor size 7 mm × 7 mm 
Device thickness 100  µm 
Initial capacitive gap  9 µm 
Static sensitivity >30 pF/g 
BNEA <100 nano-g/√Hz 
Quality factor <5 
Sensor bandwidth 200 Hz 
Dynamic range 90 dB 
Shock resistivity >50g 
TNEA  TBD 
 
Another limiting factor is the CNEA that represents the noise performance of the 
interface circuit. It depends on the circuit capacitive resolution and the 
accelerometer’s sensitivity.  The proposed fabrication process enables increase of the 
seismic mass and reduction of gap sizes, independently. BNEA is a function of the 
capacitive gap size and increases for smaller gaps. But it is improved by increasing 
the mass. On the other hand, sensitivity increases by reducing the gap. The optimum 
design specifications per unit area are achieved by increasing the mass through saving 
the handle-layer silicon and reducing gaps with deposited polysilicon. Figure 2.15 and 
2.16 illustrate the change of the sensitivity and BNEA with respect to the amount of 
the gap reduction with polysilicon. The initial gap spacing is 9 µm and the device 
layer is 100 µm. Deposited polysilicon changes the tethers’ thickness as well, which 
causes the mechanical compliance and therefore the sensitivity to first show reduction 
with poly deposition. A capacitive gap size greater than 4 µm satisfies the BNEA and 
S requirements for the target accelerometer. However, the mechanical quality factor 




Figure 2.15:  Sensitivity with respect to the gap reduction by polysilicon deposition. 
 
Figure 2.16: BNEA with respect to the gap reduction by polysilicon deposition. 
 
Figure 2.17: Q-factor with respect to the gap reduction by polysilicon deposition. 
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Since the seismic mass is very large (10’s of milli-gram) and the accelerometer is very 
compliant, the device is vulnerable to damage caused by mechanical shock. Hence, 
shock stops and deflection limiters are devised to protect the accelerometer and avoid 
non-linear effects caused by momentum of the off-plane center of mass. A pitch of 60 
µm is selected to place 110 electrodes in each side of the accelerometer (Figure 2.18). 
 
Figure 2.18: Schematic diagram of a sense electrode pitch with dimensions. 
An ANSYS simulation predicts the first mode shape (in-plane flexural) to occur at 
200 Hz and the next mode shape (out-of-plane motion) to occur at 1300 Hz, which is 
well above the in-plane mode shape (Figure 2.19). The capacitive sensitivity to the 
second mode shape (torsional motion) is much smaller than the in-plane capacitive 
sensitivity, especially when the proof mass displacement is in the nano-meter range. 
 
Figure 2.19: ANSYS modal analysis of the accelerometer (in-plane motion). 
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2.4.2 FABRICATION PROCESS 
Figure 2.20 illustrates the 2-mask fabrication process flow of the sub-micro-gravity 
SOI accelerometer. 
 
Figure 2.20: Fabrication process flow of a sub-micro-gravity SOI accelerometer. 
It begins with growing a thick thermal silicon oxide on a low resistivity thick (100 
µm) SOI wafer. The oxide layer is patterned on the both sides of the wafer to form the 
DRIE mask (Figure 2.20(a)). This will prevent further lithography step after the 
device layer is etched to define the accelerometer structure. Trenches are etched on 
the front side. A layer of LPCVD polysilicon is deposited and doped uniformly to 
reduce the capacitive gap size (Figure 2.20(b)). A blanket etch step removes the 
polysilicon at the bottom of the trenches and provides isolation between bonding pads 
and fingers. Then the wafer is flipped and the handle layer is etched down to the 
30 
  
buffer oxide (BOX) from backside. A portion of the handle silicon layer on the 
backside of the accelerometer’s proof mass will remain intact to add substantial 
amount of mass. As ANSYS predicted the accelerometer’s sensitivity to the 
torsional motion of the off-axis proof mass is much smaller than the in-plane motion 
for nanometer range of proof mass displacements. At the end, the BOX is dry etched 
in an ICP system and the device is released (Figure 2.20(c)). In case of mounting the 
device on a flat packaging or testing platform, which limits the movement of 
accelerometer, an extra mask can be used to lower the height of the backside added 
mass.  
The proposed fully-dry release process is key to the high-yield fabrication of 
extremely compliant structures with small gaps and without experiencing stiction 
problems. The SEM picture of a 7 mm × 7 mm microaccelerometer in 100 µm thick 
SOI substrate is shown in Figure 2.21. The backside of this device, showing extra 
seismic mass, is illustrated in Figure 2.22. The proof mass is solid with no perforation 
that maximizes the sensitivity and minimizes the mechanical noise floor per unit area. 
 




Figure 2.22: SEM picture of the backside with extra seismic masses. 
A close-up view of the tether and sense electrodes is provided in Figure 2.23.  While 
the mask opening size between readout fingers is 9 µm, the gaps are reduced to 5 µm 
by deposition of 2 µm polysilicon on the sidewalls (Figure 2.24). 
 
Figure 2.23: Close-up of the tether and electrodes (top view) showing no residual 
stress. 
Extra seismic masses 
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Figure 2.24: SEM pictures of reduced gaps through LPCVD polysilicon deposition. 
The accelerometer is very compliant in the sense direction and its movement can 
cause serious damage on the sense electrodes or tethers. To protect the device, shock 
stops are implemented at four corners of the accelerometer. The gap between the 
shock stops and the proof mass is smaller than the capacitive gap that prevents the 
proof mass to experience large displacement. Figure 2.25 shows a close-up view of 
the shock absorbers. 
 
Figure 2.25: SEM picture of the implemented shock stops. 
More than 5 devices were tested for the functionality and performance. They were 
also investigated for any residual stress caused by the LPCVD polysilicon deposition. 
Since the LPCVD polysilicon is symmetrically deposited over tethers in a high 
Polysilicon 
on sidewalls 
Reduced gap through 
ploy deposition 
Shock stops to protect 
the proof mass 
Proof mass 
Comb drives 




temperature (600 °C), tethers are stress free. However, in one fabrication batch, we 
observed the residual stress and buckled tethers, which happened because of the low 
quality of the deposited polysilicon. It should be mentioned that LPCVD polysilicon 
deposition is the only high-temperature step of the process and it can be replaced with 
metal deposition in lower temperature to keep the process CMOS compatible. 
Implementation of straight DRIE trenches without footing effect and bowing in a 
thick SOI wafer is a very challenging task that is required to create a smooth poly 
deposition and to avoid non-linearity effects caused by surface roughness (Figure 
2.26) [69]. 
  
(a)      (b) 
Figure 2.26: (a) SEM of optimized DRIE trenches; (b) Measured aspect ratio of 
164:11. 
The following is a list of unique features, achievable in this implementation: 
§ 2-mask process à High yield and simple implementation 
§ Fully dry release à Stiction-less compliant devices 
§ Gap size reduction à High capacitive sensitivity 
§ Small aspect ratio trenches à Relaxed DRIE requirements 
§ Extra backside seismic mass à Nano-gravity performance 
§ No release perforation (solid proof mass) à Optimized performance per unit area 








Table 2.4: Design specifications of the sub-micro-gravity SOI accelerometer.  
Top-side proof mass 
Extra seismic mass 
7 mm × 5 mm × 100 µm 
6.7 mm × 4.7 mm × 400 µm 
Overall size 7 mm × 7 mm  
Device thickness 100 µm 
Extra seismic mass thickness 400 µm 
Reduced capacitive gap size 5 µm 
Mass (M) 38 milli-gram 
Electrical Stiffness 3.5 N/m 
Mechanical Stiffness 56 N/m 
Effective Stiffness (K) 52.5 N/m 
Air squeeze-film damping (D) 0.022 Ns/m 
Quality factor (Q) 2 
Rest capacitance (CS) 28 pF 
Static sensitivity 50 pF/g 
BNEA 50 nano-g/√Hz 
Sensor bandwidth 200 Hz 
Pull-in voltage 2.6 V 








A stiction-less MEMS fabrication process was introduced to implement capacitive 
micro-gravity accelerometers with solid proof masses in SOI wafers. The process 
flow was very simple compared to some other mixed-mode fabrication technologies 
that used regular silicon substrates. It consisted of two masks and only three plasma-
etching steps. It was shown that for aspect-ratio-limited capacitive gaps, an optimized 
device thickness existed that minimized the total noise of the accelerometer system. 
An improved version of the fabrication process was also introduced to implement 
deep sub-micro-gravity capacitive SOI accelerometers in a small footprint (<0.5cm2). 
In the new process, sensitivity of the accelerometer was increased by capacitive gap 
reduction through deposition of LPCVD polysilicon, and the mechanical noise floor 
was improved by increasing the solid seismic mass with saving some part of the 
handle layer attached to the proof mass. This in turn helped to effectively optimize the 
TNEA. Gap reduction technique relaxed the trench etching process and allowed for 
different gap sizes with higher trench aspect ratios (>20:1) to implement shock stops 
in thick SOI wafers. Fabricated sub-micro-gravity accelerometers were designed for a 














As presented in Chapter 2, bulk micromachined SOI accelerometers provide high 
resolution and high sensitivity in a small form-factor. However, a thick SOI device 
with high trench aspect ratio increases the rest capacitance of the sensor, which puts 
limitations on the front-end interface circuit. Large sensor rest capacitance requires 
large on-chip reference capacitors to set proper input biasing of the front-end circuit. 
This requirement in turn limits the versatility of the designed circuit.  
In this chapter, the design and implementation of a generic interface circuit for high 
resolution and high sensitivity capacitive SOI accelerometers is presented. In the 
previously reported “fully-differential” implementations, there were typically two 
changing capacitances with a single common node at the proof mass, requiring area-
consuming on-chip reference capacitors to form a balanced capacitive bridge and set 
the input common mode voltage of the amplifier [70−72] (Figure 3.1).  
In an effort to eliminate area-consuming on-chip reference capacitors, a new 
reference-capacitor-less SC charge amplifier was devised. In our architecture, the 
reference capacitors are absorbed in the sense capacitance of the accelerometer 




Figure 3.1: Schematic diagram of a reported capacitive microaccelerometer. 
 
Figure 3.2: Schematic diagram of a fully-differential capacitive microaccelerometer. 
At the sensor-IC interface, a switching architecture is devised such that the charge 
amplifier can interface with “four” changing capacitances having one common node at 
the proof mass (two increasing and two decreasing).  The proof mass is tied to a DC 
voltage at all times and is never switched, which reduces the switching noise. The 
micro-gravity SOI accelerometer is fabricated through the backside dry-release 
process introduced in Section 2.3. The SOI accelerometer is wirebonded to the 




3.2 MICRO-GRAVITY INTERFACE CIRCUIT ARCHITECTURE 
In reported implementations, the proof mass was typically switched between supply 
(VDD) and ground, which required a digital circuit capable of driving the parasitic 
capacitance between the proof mass and substrate [73] [74]. For bulk micromachined 
accelerometers, parasitic capacitors can be in the range of 10’s of pF, which limit the 
maximum sampling clock and increase the power consumption. Figure 3.3 shows a 
typical front-end interface circuit for semi-differential capacitive accelerometers [74].  
 
Figure 3.3: Schematic diagram of a typical front-end SC charge amplifier. 
Using conservation and redistribution of charge in CR1,2, CS1,2 and CA1,2 between  
sampling and amplification phases, one can show that the input common mode 
voltage (VICM) of this circuit is equal to 
                                     
3






=  + + 
            (3-1) 
when CR1=CR2=CR and CA1=CA2=CA. 
For proper operation of the input amplifier, VICM should remain in the common mode 
range. A safe value of the input common mode voltage is half of the rail (0.5VDD). 
                         
3
0.5 1R S AICM DD R S
S R A
C C C
V V C C
C C C
− +
= ⇒ = ⇒ =
+ +
           (3-2) 
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Therefore reference capacitors should compensate for the rest capacitance of the 
accelerometer (CS). It means for each accelerometer, there should be an on-chip CR 
such that CR=CS, which is the main disadvantage of this architecture. Figure 3.4 
illustrates the microphotograph of the SC charge amplifier reported by the author in 
[74]. The IC is fabricated in the 2.5 V 0.25 µm 2-Poly 5-Metal N-well CMOS process 
from National Semiconductor (NSC). The core die area is 1 mm2. For bulk 
micromachined accelerometers with large rest capacitance, a considerable portion of 
the die is occupied with reference capacitors (more than 50% in this implementation). 
 
Figure 3.4: Chip microphotograph of the SC amplifier reported in [74]. 
 
3.2.1 REFERENCE-CAPACITOR-LESS SC CHARGE AMPLIFIER  
Figure 3.5 shows the schematic diagram of a new reference-capacitor-less front-end 
that consists of a fully-differential input/output SC charge amplifier followed by a 
sample and hold (S&H). There is no need for on-chip reference capacitors and it has 
the versatility of interfacing with different capacitive sensors. CS1,2 and  CR1,2 are the 
accelerometer’s sense capacitors; CA1,2 are the on-chip amplification capacitors. The 
output common mode voltage (VOCM) is set to the half of the rail by the output 
common-mode feedback (CMFB) circuit, and the input common mode voltage (VICM) 




Figure 3.5:  Schematic diagram of a reference-capacitor-less SC readout circuit. 
The amplification capacitors are binary-weighted and are programmable through a 4-
bit digital word.  The fully-differential scheme helps to reduce common mode noise 
such as the substrate noise. Using CMOS switches, there is no need for the delayed 
version of the non-overlapping clocks. There are two clock phases, φ1 & φ2, involved 
in the circuit. In the sampling phase (φ1=high, φ2=low), CS1,2 and CR1,2 are charged 
with 0.5VDD and amplification capacitors (CA1,2) are discharged to zero (Figure 3.6).  
 




Figure 3.7: Equivalent circuit of the SC charge amplifier in the amplification phase. 
Meanwhile, the correlated-double-sampling (CDS) capacitors (CCDS) accumulate and 
save the offset and instant low-frequency noises. 
Figure 3.7 illustrates the amplifier in the amplification phase. In this phase (φ1=low, 
φ2=high), the accumulated charge in CS1,2 and CR1,2 transfers to CA1,2, and CCDS cancels 
out the slowly-changing offset and instant low-frequency noise. The use of CMOS 
switches helps to improve the charge injection and clock feedthrough. In addition, the 
elimination of the proof mass switching helps in further reduction of clock noises and 
improvement of the power dissipation. For simplicity, initial voltages of previously 
charged capacitances CS1,2 and CR1,2  are considered as DC voltage sources in series 
with the capacitors.  Open-loop gain of the operational transconductance (OTA) is 
very large. Therefore, input nodes of the amplifier (VA1, VA2) are virtual ground 
(isolated nodes). Following equations are obtained, using the charge redistribution 
from the sampling phase to the amplification phase at isolated nodes VA1 and VA2: 
              ( ) ( )1 1 1 1 1 1 1S DD A R A A A OC V V C V C V V− − = −             (3-3) 
          ( ) ( )2 2 2 2 2 2 2S DD A R A A A OC V V C V C V V− − = −              (3-4) 
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The effect of the virtual ground at VA1 and VA2 causes that VA1=VA2=VICM. Moreover, 
CA1=CA2=CA, VOA1=VOCM-0.5vO and VOA2=VOCM+0.5vO. Equations (3-3) and (3-4) can 
be arranged for differential and common mode voltages as  
    ( )( ) ( ) ( )0.5 0.5 0.5S S DD ICM S S ICM A ICM OCM OC C V V C C V C V V v+ ∆ − − − ∆ = − +     (3-5) 
    ( )( ) ( ) ( )0.5 0.5 0.5S S DD ICM S S ICM A ICM OCM OC C V V C C V C V V v− ∆ − − + ∆ = − −     (3-6) 
Therefore, VIMC and the differential output voltage (∆VO) are equal to 
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∆ = − =             (3-8) 
The differential output voltage is proportional to the ratio of the sense capacitance 
change (∆CS) and programmable amplification capacitance (CA).  This linear equation 
is later used to back-calculate the capacitive resolution of the accelerometer system 
from the measured output noise voltage. The S&H at the output of the front-end block 
acts as an impulse sampler combined with a comb filter, which interpolates 
subsequent sampled data and provides a smooth signal [75]. However, the S&H 
cannot be considered as an anti-aliasing filter (AAF) since it does not truly band-limit 
the output signal of the charge amplifier. Therefore, a proceeding AAF is required if a 
back-end Sigma-Delta (Σ∆) analog-to-digital (A/D) converter is included [76]. The 
core op amp of the SC charge amplifier is a fully-differential folded-cascode OTA. 
Figure 3.8(a) shows the transistor level schematic of the implemented OTA, including 
continuous-time output common mode feedback. The OTA is self-compensated 
through load capacitors at the outputs. Noise model of the OTA with equivalent noise 








Figure 3.8: (a) Schematic diagram of a fully-differential folded-cascode OTA; (b) 








The differential input referred noise of the amplifier is equal to 
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This equation emphasizes that transistors M1, M2, M4, and M5 contribute most of the 
noise. The 1/f noise and thermal noise are the two main noise sources in the MOS 
transistor (Equation (3-10)). For simplicity, body effect is neglected (η=0). 
                ( )
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         (3-10) 
As a result, the input referred noise of the fully-differential OTA is defined as 
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4
4 42
4 4 2 4
2




2 216 161 1
3
23 2




LV K Kk T k T K L I
f C W L f K W I C L fWW K IK I LL
 
′  
′ = + + +
′∆    ′′      
  (3-12) 
Large area PMOS transistors (M1, M2) are used at the input stage to reduce the 
inherent flicker noise of the OTA. The transconductance (gm) of the input transistors 
are large to avoid noise contributions of other transistors. Also, the lengths of the load 
transistors (M4, M5) are larger than the lengths of the input transistors to minimize the 
noise contribution of the load transistors. The CMFB includes a continuous-time 
differential averaging amplifier (DAA), which makes it possible to test the OTA 




3.3 OFFSET AND LOW-FREQUENCY NOISE IN SC AMPLIFIERS 
Voltage amplification is one of the most common functions in analog signal 
processing. The schematic diagram of a non-inverting SC amplifier, most often used 
in discrete-time signal processing, is shown in Figure 3.9.  
 
Figure 3.9: A fully-differential non-inverting SC voltage amplifier. 
 
The input-output relation of this circuit is simply as 








−=             (3-13) 
The main disadvantage of SC circuits is that the offset voltage and the input-referred 
noise of the op amp affect the output voltage. Denoting the input offset and input-
referred low-frequency noise by VOST, the equivalent circuit of Figure 3.10 can be 
used to represent the effect.  
 
Figure 3.10: Modeling the offset and low-frequency noise in an SC amplifier. 
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The gain of the amplifier for the offset and low-frequency noise is [77] 










           (3-14) 
As an example, for a gain of 10 and an offset voltage of 10 mV, the output voltage is 
0.11V and this value can change significantly with the temperature and time, which is 
not acceptable in many applications. To reduce the effects of the op amp offset and 
low-frequency noise, correlated-double-sampling (CDS) scheme is used. Figure 3.11 
shows the non-inverting SC voltage amplifier with the CDS circuit. 
 
Figure 3.11: A fully-differential SC amplifier with CDS scheme. 
For simplicity, a single input-output equivalent circuit is considered (Figure 3.12). 
 
Figure 3.12:  Single input-output SC amplifier with CDS scheme. 
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In the ideal case, where ZINà∝ and AVà∝, the Z-domain noise transfer function 
(NTF) of the offset at the virtual input of the amplifier (node A) is equal to  
              ( ) ( ) ( ) ( ) ( )( ) ( )
0.5 0.51 1AA OST
OST
V z
V z z V z NTF z z
V z
= − ⇒ = = −           (3-15) 
This equation explains that the offset (regardless of the value of the CCDS) is cancelled 
since there is a null at DC, and also the low-frequency noise is high passed through 
the noise transfer function. However, real measurement of the CDS effect shows that 
the amount of the low-frequency noise cancellation depends on the value of the CDS 
capacitor [74] [78] [79]. In the following section, an analytical method is presented to 
predict the effect of the CDS capacitor in low-frequency noise cancellation when non-
idealities, such as finite op amp gain, finite input impedance, and on-resistance of 
CMOS switches, are come to account.  
 
3.3.1 CDS MODELING IN SC VOLTAGE AMPLIFIERS 
In this method, the equivalent circuit of the amplifier in each consecutive sampling 
and amplification phases is considered, and the continuous-time noise transfer 
function (NTF) from the input offset source to the virtual ground at the input of the 
amplifier is derived. The overall noise transfer function for each consecutive sampling 
and amplification phases is equal to the subtraction of the transfer functions derived in 
each phase [80] [81]. Figure 3.13 shows the equivalent circuit of the non-inverting SC 
amplifier during the sampling phase (φ1 = high, φ2 = low). Ri denotes the series 





Figure 3.13: Equivalent circuit of an SC amplifier in the sampling phase. 
Writing KCL at node B, one can find following equations: 
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          (3-16) 
              ( )O V B OSTV A V V= − −                    (3-17) 
The first noise transfer function from the amplifier’s offset to the virtual input of the 
amplifier (node B) is equal to 






















                     (3-18) 
This noise transfer function (NTF1) is no longer independent of the CDS capacitor. It 
only converges to 1 when AV and ZIN go to infinity. In this equation, the effect of CA is 
neglected since R3 (RON of the S3) is much smaller than 1/sCA, especially in low 
frequencies. Figure 3.14 shows the equivalent circuit in the amplification phase. 
 
Figure 3.14: Equivalent circuit of an SC amplifier in the amplification phase. 
Again with KCL at node A, one can find following equations: 
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As a result, the second noise transfer function from the input offset source to the 
virtual input of the amplifier (node A) is equal to 
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                     (3-21) 
The limit of NTF2, for AV and ZINà ∞, is also 1. Since the circuit should be evaluated 
in both the sampling and amplification phases, the effect of each noise transfer 
function on the instant slowly-varying offset and low-frequency noise is included in 
the overall noise transfer function as below: 
               ( ) ( ) ( )1 2NTF s NTF s NTF s= −             (3-22) 
The DC gain of the NTF is equal to 
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         (3-23) 
This equation suggests that the CDS capacitor should be large to improve the offset 
and low-frequency noise cancellation. Also, the use of fully-differential architecture 
helps in further suppression of the instant offset and low-frequency noise. In an SC 
charge amplifier, CS represents the accelerometer’s sense capacitor. MATLAB 
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simulation was used to plot the frequency response of the overall noise transfer 
function for different CDS capacitors (with an amplifier’s DC gain of 70 dB and input 
impedance of 100 MΩ). On-resistance of the CMOS switches was considered 10 kΩ. 
Figure 3.15 shows the simulation results. It is predicted that offset and low-frequency 
noise are suppressed better when the CDS capacitor is larger.  
 
Figure 3.15: CDS simulation results for different CDS capacitors. 
The accuracy of the presented model is evaluated through real measurement data that 









3.4 THERMAL NOISE ANALYSIS OF SC VOLTAGE AMPLIFIERS 
In Figure 3.5, transmission gates (TGs) are used to implement the CMOS switches. 
Although, charge injection and clock feedthrough are improved by using CMOS 
switches and the proceeding low-pass filter at the output but non-zero resistances of 
the CMOS switches generate wide-band thermal noise [82]. Figure 3.16 shows the 
simplified noise model of the SC amplifier in the amplification phase including 
thermal noise sources of the on-switches. 
 
Figure 3.16: Simplified noise model of the SC amplifier in the amplification phase. 
Vn is the input referred noise of the OTA; Vt1 and Vt2 are the thermal noises of RS and 
RA. Figure 3.17 shows the equivalent circuit for a noise-less amplifier.  
 
Figure 3.17: Equivalent circuit for a noise-less amplifier. 
Vni is the total input referred noise. By writing KCL at nodes A and B and finding the 
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Therefore,  
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For large op amp gain (AV), large CMOS input resistance (RIN) and low sensor 
bandwidth (<2 kHz), Equation (3-26) is simplified to 
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KCL at node B:         
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= −            (3-29) 
Again for large AV and RIN , the output voltage is equal to 











           (3-30) 
The input referred voltage noise is then: 
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          (3-31) 
and the input referred noise power spectrum is 
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For the designed SC amplifier, the CDS scheme suppresses the offset and low-
frequency noise of the amplifier. Therefore, the op amp noise is dominated with the 
thermal noise of the input PMOS transistors. 
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  (3-36) 
Equation (3-36) suggests that one should reduce the on-resistance of the CMOS 
switches, reduce CA and increase CS to minimize the thermal noise contribution of the 
switches. For CS=CA and RS=RA=RON , the input referred noise is  














           (3-37) 
In the charge amplifier, CS is the rest capacitance of the microaccelerometer, and CA is 
the programmable amplification capacitor. As provided in Equation (3-37), the input 
referred noise is still wide-band and it can be band-limited through the S&H and 
proceeding low-pass filters. 
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3.5 MICRO-GRAVITY ACCELEROMETER-IC TEST RESULTS  
Transistor-level simulation of the designed interface circuit was performed using 
Spectre® in Cadence, and time varying capacitances (representing the 
accelerometer’s sense capacitors) were modeled using Verilog-A. A 2.5 V 0.25 µm 2-
Poly 5-Metal N-well CMOS process from National Semiconductor (NSC) was 
provided to implement the IC chip. Virtuoso® was used to draw the MEMS and IC 
layouts. To minimize the implementation errors, a complete design and evaluation 
cycle, including parasitic extraction and layout-versus-schematic (LVS) comparison, 
was carried out before each IC submission. The core op amp was first designed and 
implemented. As a result of using a continuous-time CMFB, it was possible to test the 
OTA block separately for the frequency response, slew rate and noise performance.  
Table 3.1 demonstrates the OTA design specifications.  
Table 3.1: Design specifications of a fully-differential folded-cascode OTA. 
Power supply 2.5 V-GND 
Current consumption 150 µA 
Open-loop DC gain (AV0) 70 dB 
Unity gain bandwidth (GBW) 5.5 MHZ for CL=5 pF 
Phase margin (PM) >60° for CL=5 pF 
Input common-mode rejection ratio (ICMRR) 70 dB 
Input common-mode voltage range (VICR) 0 to 2 V 
Output common-mode voltage (VOCM) 1.25 V 
Max. differential output swing  2.5 V 
Input referred noise  10 µV (f=0.1 to 100 Hz) 
 
The simulated frequency response of the OTA with a capacitive load of 5 pF is 




Figure 3.18: Simulated frequency response of the differential folded-cascode OTA. 
The OTA has a simulated open-loop DC gain of 70 dB and a unity gain-bandwidth 
(GBW) of 5.5 MHz with a phase margin (PM) of 66°.  
Figure 3.19 illustrates the test setup to measure the frequency response and noise 
performance of the designed OTA. The use of an RC network in the feedback loop 
provides the bias stability of the op amp. 
 
Figure 3.19: Test setup to measure the OTA frequency response and noise. 
Figure 3.20 shows the picture of a custom-designed printed-circuit board (PCB) used 




Figure 3.20: Custom-designed OTA test board. 
The OTA has a measured open-loop gain of 71 dB and a measured GBW of 4.8 MHz 
(Figure 3.21). The current consumption is 160 µA with a power supply of 2.5 V. 
   
(a)                                                                  (b) 
Figure 3.21: Measured frequency response of the fully-differential folded-cascode 
OTA; (a) DC gain; (b) Unity gain bandwidth. 
Figure 3.22 shows the noise simulation of the OTA in a unity gain configuration. The 
core op amp was designed for the optimized noise performance. Moreover, fully-
differential scheme helps to suppress the instant common-mode interferences. The 
simulated input referred noise (Vni) is 10 µV (100 dBV) in a BW of 0.1 to 100 Hz. The 





1 Hz (equivalent to -113 dBV/√Hz) and -143 dBm/Hz at 10 kHz with a RBW of 3 Hz 
(Figure 3.23). The measured noise performance is in a good agreement with the 
simulation results. 
 
(a)      (b) 
Figure 3.22: Simulated input referred noise (a) Logarithmic scale; (b) Linear scale. 
   
 (a)            (b) 
Figure 3.23: (a) Output low-frequency noise; (b) Output noise from 0 to 15 kHz. 
This OTA was used in the SC charge amplifier. The amplifier was simulated for a 
peak capacitive change of 0.4 pF at 75 Hz with an amplification capacitance of 1 pF 
and a sampling clock frequency of 500 kHz. Differential output voltages before and 
after the S&H and an extra low-pass filter are provided in Figure 3.24.  
-103 dBm/Hz 




Figure 3.24: Simulated outputs of the SC amplifier (∆CS=0.4 pF at 75 Hz). 
The use of S&H helps smooth the output voltage and filter high frequency 
components. The chip microphotograph is shown in Figure 3.25. The IC has a core 
area of 0.2 mm2 and is fabricated in the 2.5 V 0.25µm 2P5M N-well CMOS process 
from NSC.  
 
Figure 3.25: Chip microphotograph. 
A significant die size reduction of 75% was achieved through the use of a reference-






Figure 3.26: Measured differential output before and after the S&H and external low-
pass filter. 
Simulation results of the input common-mode voltage are provided in Figure 3.27. It 
is verified that VICM is automatically set at 0.5VDD=1.25 V through the measured data 
(Figure 3.28). 
 




Figure 3.28: Measured input voltages of the new SC charge amplifier (VICM=0.5VDD ) 
Measured specifications are in good agreement with the simulation results. The 
fabricated micro-gravity SOI accelerometer was interfaced to the IC through 
wirebonds and was tested under the static and dynamic accelerations. Figure 3.29 
shows the picture of a custom-designed PCB to measure the performance of the 
accelerometer-IC system. 
 
Figure 3.29: Custom-designed PCB to test the micro-gravity accelerometer-IC. 
A low power consumption of 6 mW (with a sampling clock of 500 kHz) has been 
achieved. Figure 3.30 shows the static response of the accelerometer to the five-point 
acceleration test (0g, ±0.5g and ±1g applied using a dividing head, a rotary disk with 
Input common-mode voltage =1.25 V 
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fine divisions to apply fractions of gravity to an accelerometer attached to it). It has a 
measured linear gain of 1 V/g, corresponding to a capacitive sensitivity of 1 pF/g. 
Three snap shots of the accelerometer response to +1g, 0g and –1g are provided in 
Figure 3.31. 
 
Figure 3.30: Static test result showing the output voltage of the IC chip vs. 
acceleration in the range of  ±1g. 
   
Figure 3.31: Static output variation for three different DC accelerations. 
Figure 3.32 shows the dynamic response of the accelerometer mounted on top of a 
horizontal shaker table to a 2 Hz, 0.7g peak acceleration (the interface IC is 
configured for a gain of 1 V/g).  The horizontal shaker table helps to avoid 
gravitational acceleration and therefore it was possible to have the sinusoidal response 
around zero acceleration. The accelerometer was calibrated through its own static 
response that was measured before. 





Figure 3.32: Time domain response to an input acceleration of 0.7g (peak) at 2 Hz. 
The MEMS-IC measured noise spectrum is shown in Figure 3.33. The corresponding 
acceleration resolution for the measured noise of -95 dBm/Hz at 2.5 Hz (RBW=1 Hz) 
is equal to 6 µg/√Hz. The corresponding capacitive resolution is 6 aF/√Hz (at 2.5 Hz). 
 
Figure 3.33: Output noise power spectrum of accelerometer system. 
Table 3.2 summarizes the measured characteristics of the micro-gravity SOI 











Table 3.2: Measured specifications of the micro-gravity SOI accelerometer-IC chip. 
Accelerometer 
Proof mass size 2 mm × 6 mm 
Overall sensor size 5 mm × 6 mm 
Device thickness 50  µm 
Capacitive gap size 2.3 µm 
Mass (M) 1.6 milli-gram 
Rest capacitance (CS) 9 pF 
Static sensitivity 0.8 pF/g 
BNEA <1 µg/√Hz 
Sensor bandwidth 1.6 kHz 
Interface IC with the MEMS 
Power supply GND-2.5 V 
Output noise floor -95 dBm     @2.5 Hz (RBW=1 Hz) 
TNEA 6 µg            @2.5 Hz (RBW=1 Hz) 
Capacitance resolution 6 aF            @2.5 Hz (RBW=1 Hz) 
Gain 1 V/g 
Max. output swing 2 V 
Max. input acceleration 2g 
Dynamic range 110 dB @ 2.5 Hz 
Sampling clock 500 kHz 
Power dissipation 6 mW 








The design and implementation of a generic SC charge amplifier with a new input 
switching scheme was presented for capacitive readout of the SOI accelerometers. 
This architecture eliminated the need for area-consuming on-chip reference capacitors 
and provided more versatility over the sensor selection. A micro-gravity SOI 
accelerometer (introduced in Section 2.3) was interfaced with amplifier and 
characteristic specifications were obtained. Test results indicated that discrete-time 
signal processing was still one of the best candidates for high precision 
instrumentation systems. The interface IC was fabricated in a 0.25 µm CMOS process 
operating from a single 2.5V supply and wire-bonded to the accelerometer chip.  A 
low power consumption of 6 mW with a sampling clock of 500 kHz was measured.  
The effective die area was 0.2 mm2 including programmable amplification capacitors. 
It demonstrated over 75% die size reduction compared to a previously reported 
accelerometer interface circuit [74].  In order to reduce the circuit noise equivalent 
acceleration (CNEA) and improve the dynamic range, low frequency noise and offset 
reduction techniques, i.e., correlated double sampling (CDS) scheme and optimized 
transistor sizing were deployed. Moreover, the fully-differential input-output scheme 
helped to reduce the background common mode noise signals. The measured 
resolution of the accelerometer system was 6 µg/√Hz with an output dynamic range of 












In section 2.4, an added-mass capacitive SOI accelerometer with sub-micro-gravity 
resolution and high sensitivity (in the order of 50 pF/g) was designed and 
implemented. The very low-bandwidth (<10 Hz) requirement of sub-micro-gravity 
accelerometers necessitates significant low-frequency noise reduction and band 
limiting, which are achieved through the use of the CDS scheme in a reference-
capacitor-less SC charge amplifier followed by an SC low-pass filter (SC LPF). Also, 
the accelerometer should provide a high capacitive sensitivity to improve the noise 
performance, which translates into a larger rest capacitance and larger time constants.  
In this chapter, the design and implementation of a readout/band-limiting IC is 
presented to interface with the solid proof mass sub-micro-gravity SOI accelerometer.  
The interface IC is implemented in the 3 V 0.5 µm 2P3M N-well CMOS process from 
AMI Semiconductor (AMIS) and is wirebonded to the accelerometer die. The entire 
system is tested for static, dynamic and noise characteristics, and measured 






4.2 CMOS INTERFACE CIRCUIT ARCHITECTURE 
The proposed sub-micro-gravity SOI accelerometer and IC should have a very small 
bandwidth (<10 Hz). The sensor’s mechanical response can not provide a BW-3dB of 
less than 100 Hz even with increased proof mass and reduced stiffness. Therefore, the 
output bandwidth of the accelerometer should be limited by the support electronics. 
For this purpose, a programmable-gain reference-capacitor-less SC charge amplifier 
(front-end block) and a first-order SC low-pass filter (SC LPF) followed by an 
instrumentation amplifier (back-end block) are designed. The circuit low-frequency 
noise is improved by using the CDS capacitors in the front-end block. The 
instrumentation amplifier converts the differential output to a single-ended output 
voltage that can be further band-limited through an external RC filter. Figure 4.1 
shows the schematic diagram of the proposed interface IC. 
 
Figure 4.1: Schematic diagram of the interface IC for the sub-micro-gravity SOI 
accelerometer. 
In the following sections, the design and implementation of the OTA, SC LPF and the 
instrumentation amplifier is discussed in detail. Each block is simulated and tested for 
proper functionality. The interface circuit is implemented in the 3 V 0.5 µm 2P3M N-
well CMOS process from AMI Semiconductor (AMIS), supported through MOSIS. 
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4.3 DIFFERENTIAL FOLDED-REGULATED-CASCODE OTA 
In chapter 3, a regular fully-differential folded-cascode OTA was introduced. The 
limited gain of the OTA caused the CDS scheme to degrade when the sense 
capacitance of the microaccelerometer was large. For sub-micro-gravity capacitive 
SOI accelerometers, the rest capacitance is even larger that puts limitations on the 
CDS efficiency. Therefore, a gain boosting technique was developed to increase the 
gain of the amplifier. The idea behind this technique is to further increase the output 
impedance without adding more cascode devices [81]. In this section, the design and 
implementation of a low-power high-performance folded-regulated-cascode OTA is 
described. Table 4.1 shows the required specifications of the OTA that is the core op 
amp in front-end and back-end blocks.  
Table 4.1: Projected specifications of the core OTA. 
Single power supply (VDD) 3 V 
Total current budget 200 µA 
Max. diff. output swing 2(VDD-1) V 
Open-loop gain (AV0) >80 dB 
Unity gain bandwidth (GBW) >3 MHz 
Phase margin (PM) >60° (CLOAD=2 pF) 
Output common mode (VOCM) 0.5VDD 
Slew rate (SR) 10 V/µs 
Common mode rejection ratio (CMRR) >60dB 
 
Figure 4.2 demonstrates the schematic diagram of the proposed OTA. Four error 
amplifiers (A1, A2, A3 & A4) are used to increase the OTA output resistance by the 
open-loop gain. Also, they keep the active load pairs (M3,4 & M9,10) close to the 
edge of the ohmic-saturation region with the equal drain-source voltages that 




Figure 4.2: Schematic diagram of a gain boosted folded-cascode OTA. 
 
The output common mode feedback consists of two buffer amplifiers (A6, A7), a 
resistive summing network and a simple differential amplifier (Mc1, Mc2). The output 
common-mode voltage is sensed resistively and compared with a reference voltage 
(VREF) through the simple differential amplifier. Then, a common-mode feedback 
voltage (VCMFB) is generated to control the biasing voltage of the load transistors (M3, 
M4). The imposed negative feedback loop keeps the output common-mode voltage 
(VOCM) at the half of the rail. The stability of the loop is provided by the use of 





4.3.1 AMPLIFIER-AUGMENTED CURRENT SOURCE 
Providing a main current source (to bias different transistors in the amplifier) is an 
important step in the analog IC design. The main current source should remain 
constant with respect to the power supply and temperature variations. In the following 
section, an amplifier-augmented bootstrapped current source is introduced (Figure 
4.3). The design specifications are summarized in Table 4.2.  
 
Figure 4.3: Schematic diagram of a wide supply VT-current source and startup circuit. 
Table 4.2: Bias specifications of the main current source. 
Supply voltage 2.5-3.3 V 
Main current source 10 µA 
VBIAS1 0.9 V 
VBIAS2 2 V 
VBIAS3 Supply-ratiometric 
Supply sensitivity <15 ppm/V 
 
The error amplifier is used to set VSD4 equal to VSD3. Therefore, transistors M3 and M4 
show the same channel length modulation effect and their currents are exactly equal. 
In addition, they are biased close to the edge of the ohmic-saturation region to reduce 
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the minimum operating voltage to 2.5 V that guarantees the proper operation with 3 V 
supply. At the startup, M8 forces a non-zero current through M2 and R to build up the 
gate-source biasing of the transistor M1 and to establish the equilibrium bias point of 
I1=I2=10 µA (R=90 kΩ).  In this design, the gate lengths of the critical transistors are 
set to 3 µm to reduce the channel length modulation effect and increase the output 
resistance of the individual transistors. The error amplifier is a single stage differential 
amplifier that sets the DC values of the biasing points correctly (Figure 4.4).  
 
Figure 4.4: Schematic diagram of an error amplifier. 
The simulation results confirm that the designed current source operates properly with 
a power supply in the range of 2.5 to 3.3 V and shows less than 15 ppm/V voltage 
dependency to the supply (Figure 4.5). However, the temperature coefficient (TC) of 
the current reference depends on the TC of the resistor R that is measured to be about 
300 ppm/°C.  Figure 4.6 shows the I-V characteristic of the current source when the 
supply is swept from 0 to 3.5 V. The stable point of I1=I2=10 µA is realized. The 





Figure 4.5: VBIAS1 versus supply changes. 
 
 






4.3.2 REGULATED-CASCODE AMPLIFIER 
Figure 4.7 shows a simple cascode amplifier and an improved cascode amplifier that 
are arranged for the output resistance simulation. 
 
 (a)        (b) 
Figure 4.7: (a) A simple cascode amplifier; (b) An active-cascode amplifier. 
The output resistance of the simple cascode amplifier is equal to 
             1 2 1 2OUT m O OR g r r=               (4-1) 
In Figure 4.7.a, M1 operates as a degeneration resistor that senses the output current 
and converts it to a voltage at the output of M2. It acts as a series-series feedback that 
increases the output impedance. In a boosted-cascode amplifier (Figure 4.7.b), the 
idea is to drive the gate of M2 by an amplifier (A) that forces VB to be equal to VBIAS2. 
Thus, voltage variations at the drain of M2 now affect VB to a smaller extent 
(compared to VA) because the amplifier A regulates this voltage. With smaller 
variations at VB, the current through M1 and hence the output current remain more 
constant. The output resistance of the active-cascode amplifier is boosted by the gain 
of the amplifier and is equal to 
           2 2 1 2OUT m O OR Ag r r=              (4-2) 
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The IOUT-VOUT characteristics of a simple cascode amplifier (dashed line) and a 
regulated-cascode amplifier (solid line) for three different gate biasing voltages are 
plotted in Figure 4.8. The inverse slope of the curves represents the output resistance.  
 
Figure 4.8: IDS-VDS characteristic of a simple cascode amplifier (dashed curve) and a 
boosted cascode amplifier (solid curve) for different gate bias voltages.  
The output resistance of the regulated-cascode amplifier shows a significant increase 
(88 dB) compared to the simple cascode amplifier (Table 4.3). Transistors are selected 
from the standard 3 V 0.5 µm CMOS process. 
Table 4.3: Design specifications of the simulated circuit in Figure 4.7. 
 Simple Cascode Regulated-Cascode 
(W/L)1  3 µm/3 µm 3 µm/3 µm 
(W/L)2 3 µm/3 µm 3 µm/3 µm 
VGS 1.5 V 1.5 V 
VDS 1.5 1.5 
IDS 21.3 µA 21.4 µA 
VBIAS 2.5 V 0.8 V 




4.3.3 OTA DESIGN AND SIMULATION 
Design specifications of the gain boosted folded-cascode OTA (Figure 4.2) are 
summarized in Table 4.4.  
Table 4.4: Design specifications of the OTA. 
Power supply 3 V-GND 
Current consumption 150 µA 
Open-loop DC gain (AV0) 133 dB 
Unity gain bandwidth (GBW) 4.4 MHZ  (CL=2.5 pF) 
Phase margin (PM) 72°  (CL=2.5 pF) 
Input common-mode rejection ratio (ICMRR) 50 dB 
Input common-mode voltage range (VICR) 0 to 2 V 
Outputcommon-mode voltage (VOCM) 1.5 
Max. differential output swing  4 V 
Input referred noise  10 µV (f=0.1 to 100 Hz) 
 
The very large DC gain of the amplifier helps to improve the noise performance of the 
interface circuit. Moreover, common-mode noises and environmental interferences 
are rejected through the fully-differential scheme. Table 4.5 demonstrates the size of 
each transistor in the OTA circuit with a channel length of 3 µm. 
Table 4.5: W/L ratios of the transistors in the OTA. 
Transistor W/L ratio Transistor W/L ratio 
M1,2 110 Mc1,2 22 
M3,4 33 Mc3,4 11 
M5,6 22 Mc5 22 
M7,8 22   
M9,10 22   
M11 22   
 
The simulated frequency response of the OTA with a capacitive load of 2.5 pF is 




Figure 4.9: The simulated Frequency response of the differential folded-regulated-
cascode OTA. 
The OTA has a simulated open-loop gain of 133 dB and a GBW of 4.4 MHz with a 
PM of 72° for CL= 2.5 pF. Simulated noise of the OTA in a unity gain configuration 
is shown in Figure 4.10. The input referred noise is 10 µV (bandwidth of 0.1 to 100). 
 
Figure 4.10: Simulated output noise spectrum of the OTA. 
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A switched-capacitor voltage amplifier was designed to test the OTA performance. 
Figure 4.11 shows the schematic diagram of the programmable SC voltage amplifier. 
A CDS capacitance of 5 pF was used in this design.  
 
Figure 4.11: Schematic diagram of a non-inverting SC amplifier. 
The measured differential output swing of the amplifier is 4 V with a supply of 3 V 
(Figure 4.12). 
   
(a)            (b) 
Figure 4.12: (a) Maximum output swing; (b) Over-driven output swing. 
The chip microphotograph is shown in Figure 4.13. The core IC size is 0.4 mm2 and it 




Figure 4.13: Chip microphotograph of the non-inverting SC amplifier 
 
4.4 SWITCHED CAPACITOR LOW-PASS FILTER 
A first-order low-pass filter is the most basic filter that is determined by two 
parameters: DC gain and -3 dB frequency. SC integrators are extensively used to 
implement discrete-time integrated filters [15]. The schematic diagram of a first-order 
SC LPF and an instrumentation amplifier, designed in the back-end block, are shown 
in Figure 4.14.  
 
Figure 4.14: Circuit diagram of a first-order SC LPF and instrumentation amplifier. 
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The S-domain transfer function of the filter is equal to [15] [83] 











             (3-3) 
where fS is the sampling clock, a1 is the ratio of the forward capacitance to the 
integration capacitance, and a2  is the coefficient of the feedback capacitance to the 
integration capacitance. The filter is designed for a unity DC gain (T0=1) and it has a 
programmable -3dB bandwidth that is set by the clock frequency. For example, for a 
filter BW-3dB of 200 Hz (equal to the sensor BW-3dB), we have 




T f kHz a a a
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ω π −−= = = ⇒ = = = =        (3-4) 
In this implementation, the total capacitance is 
                                          
1 2
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   = + + = +   
  
            (3-5) 
For a unit capacitance (CU) of 100 fF, the total capacitance is 13 pF, which is possible 
to fabricate on-chip. The integrator capacitor (C) is large enough to act as a sample 
and hold at the output of the filter. The instrumentation amplifier provides an extra 
gain of 2 and changes the output to a single-ended signal. An external RC filter is 








4.5 SUB-MICRO-GRAVITY SENSOR-IC TEST RESULTS 
Figure 4.15 shows the chip microphotograph that was wire-bonded to the sub-micro-
gravity accelerometer on a test board. 
 
 







A low power consumption of 4 mW has been achieved with a sampling clock of 40 
kHz.  The IC chip measures an area of 2.25 mm2. The static response of the 
accelerometer is provided in Figure 4.16. The IC output saturates with less than 20 mg 
(<2° tilt from earth surface).  The measured voltage gain (VO/g) is 105 mV/mg. 
 
Figure 4.16: Static response of the accelerometer within ±20 milli-g. 
The measured output noise floor of the MEMS-IC chip is -83 dBm/Hz at 2 Hz 
(corresponding to an acceleration resolution of 213 ng/√Hz) (Figure 4.17). The SC 
LPF is set for the maximum BW-3dB of 200 Hz, equal to the sensor bandwidth. In 
addition, an external RC low-pass filter is used at the output of the instrumentation 
amplifier, to band-limit the output signal to 5 Hz. It was observed that the operation of 
the SC LPF was degraded for the smaller sampling clocks (<40 kHz), mainly due to 
the leakage of the CMOS switches and small hold capacitances. Therefore, it was not 
possible to push the filter’s bandwidth below 200 Hz and an external RC filter was 
added to limit the filter’s bandwidth. A future solution to this problem is the design of 
very small length CMOS switches with charge pump sampling clocks. In addition, the 







Figure 4.17: (a) MEMS-IC low-frequency noise measurement; (b) IC flicker noise 
profile. 
The dynamic response of the accelerometer to an external acceleration of 16 mg 
(peak) at 230 mHz is shown in Figure 4.18.  CH1 shows the differential output of the 
-83 dBm/Hz at 2 Hz 
82 
  
interface IC without external low-pass filter. Due to extremely high sensitivity of the 
accelerometer, the device picks up any external vibration of the test setup (and hence 
the noisy response of the CH1). CH2 shows the differential output after an external 
RC filter with BW-3dB of 5 Hz. The signal is effectively cleaned. The measured 
specifications are summarized in Table 4.6. 
 





































Top-side proof mass 
Extra seismic mass 
 
7 mm × 5 mm × 100 µm 
6.7 mm × 4.7 mm × 400 µm 
Proof mass 38 milli-gram 
Reduced gap size 5 µm 
Sensitivity 35 pF/g 
Brownian noise floor 50 nano-g/√Hz 
f-3dB (1st-flexural) 200 Hz 
2nd-mode (out-of-plane) 1300 Hz 
Interface IC with the MEMS 
Power supply GND-3 V 
Filter BW-3dB 5 Hz (external RC) 
Output noise floor -83 dBm     @2 Hz (RBW=1 Hz) 
TNEA 213 nano-g @2 Hz 
Capacitive resolution 7 aF            @2 Hz 
Gain 105 mV/milli-g 
Max. linear output swing 3 V 
Max. input acceleration 30 milli-g 
Dynamic range 103 dB 
Power dissipation 4 mW 
Sampling frequency 40 kHz 




The implementation and characterization of a novel in-plane capacitive 
microaccelerometer-IC with sub-micro-gravity resolution and high sensitivity was 
presented. As described in Section 2.4, the accelerometer fabrication process flow was 
stictionless and very simple compared to some other microaccelerometer fabrication 
technologies that used regular silicon substrates with multi-mask sets [42] [84]. The 
accelerometer was wirebonded to an SC interface circuit. The interface IC was based 
on a front-end SC charge amplifier and a back-end SC LPF with an instrumentation 
amplifier and was implemented in the standard 3 V 0.5 µm CMOS process. The 
measured capacitive sensitivity (∆CS/gravity) was 35 pF/g and the overall gain of the 
system was 105 mV/mg. The IC measures power consumption of 4 mW with a 
sampling clock of 40 kHz. The die size was 2.25 mm2. Based on the measured data, 
this accelerometer system is one of the most sensitive MEMS accelerometers that 













 OPEN-LOOP Σ∆ CMOS-SOI ACCELEROMETER 
 
5.1 OVERVIEW 
The demand of powerful digital signal processors implemented in CMOS 
technologies (optimized for digital circuits) raises the need for robust high-resolution 
analog-to-digital (A/D) and digital-to-analog (D/A) converters. Converters should be 
integrated on the same substrate with the digital circuitry and provide high 
performance functionality. Oversampling A/D and D/A converters or so-called 
Sigma-Delta (Σ∆) modulators are the most suitable converters for low-frequency 
high-resolution applications that can provide this requirement. Σ∆ modulators are 
based on trading off accuracy in amplitude for accuracy in time to avoid the difficulty 
of implementing complex precision analog circuits [85] [86]. Nowadays, low-cost and 
small footprint digital MEMS accelerometers with high sensitivity, high resolution, 
and low power consumption are required in a vast number of applications ranging 
from portable apparatus to guidance and stabilization of satellites and spacecrafts.  
In this chapter, a 2.5 V 0.25 µm CMOS first-order Σ∆ modulator for the open-loop 
readout of the capacitive SOI accelerometers is presented. The interface IC is based 
on a front-end programmable SC charge amplifier and a back-end first-order SC Σ∆ 
modulator. This architecture decouples the MEMS sensor from the optimized-
performance Σ∆ modulator. The accelerometer is designed and implemented in 40 µm 
thick SOI wafer through the same process described in Section 2.3 and is wirebonded 
to the IC chip. The measured characteristics are provided for static and dynamic tests. 
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5.2 OPERATION OF A Σ∆ MODULATOR 
Figure 5.1 depicts a first-order Σ∆ modulator that consists of an integrator, a coarse 
quantizer (usually 2-level quantizer) and a feedback loop that employs filters. This 
simple modulator is examined to explain the operation of the Σ∆ converters. 
 
Figure 5.1 Block diagram of a first-order Σ∆ modulator. 
For the case of a 2-level quantizer, the ADC and DAC of Figure 5.1 reduce to a 
simple clocked-comparator with a direct feedback connection. To develop a linear 
presentation for the modulator and characterize the spectral response of the 
quantization noise, the following assumptions (Bennett’s criteria) are made 
concerning the input signal [75] [87]: 
1. The modulator’s input signal falls within the DAC’s output levels. Hence, 
no saturation of the digital output code occurs. In other words, exceeding the 
normal operating range of the Σ∆ ADC affects the quantization noise spectrum 
by adding spurs (tones) or spikes to the output spectrum. 
2. The modulator’s least-significant-bit (LSB) is much smaller than the input 
signal amplitude. Otherwise, the output of the modulator can look like square 
wave and results in tonal output spectral. However, adding or subtracting a fed 
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back signal based on the expected or past quantization noise helps to avoid 
these spurs. 
3. The input signal is busy (unpredicted) with no DC or very low-frequency 
components. In other words, no two consecutive outputs of the modulator 
have the same digital code. Sometimes, adding a high frequency dither signal 
or pseudo-random noise to the input helps to make the input signal 
randomized and suppress the tones. This high-frequency noise is eventually 
filtered by a digital filter or an output reconstruction filter. 
With these assumptions, the operation of the modulator can be better understood from 
the linear quantizer model of Figure 5.2, in which the quantizer is replaced by an 
additive quantization error source (q[n]). In this model, the input signal (x[n]) is a 
busy signal and the quantization error values resemble uncorrelated samples with a 
flat frequency spectrum.  
 
Figure 5.2: Linearized model of a first-order Σ∆ modulator. 
In Figure 5.2, the summer takes the difference (Delta) between the input signal and 
the fed back signal. The integrator accumulates or sums (Sigma) this difference (e[n]) 
and feeds the result (v[n]) back to the summer, through the quantizer (ADC, DAC). 
This process forces the output of the modulator to track the average value of the input. 
Sometimes the fed back signal is greater than the input and other times it is smaller 
88 
  
than the input signal. However, the average fed back signal should ideally be the 
same as the input signal. Σ∆ modulators are oversampling converters, which means 
that the quantization noise power is spread over the wide sampling frequency range 
and only small part of it falls in the signal band. The ratio of the sampling frequency 
over the Nyquist rate (twice of the signal bandwidth of fB) is called the oversampling 
ratio (OSR). The quantization noise in the signal band is further suppressed by the 
loop gain. In this feedback system, the input signal simply passes through the 
modulator with a delay while the quantization noise is differentiated and pushed to 
higher frequencies. The output is equal to  
                    ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )1 11X QY z H z X z H z Q z z X z z Q z− −= + = + −           (5-1) 
The magnitude of the quantization noise transfer function ( )QH z  is found as below 
[83]: 
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The noise generated by a scalar quantizer with two levels equally spaced by ∆ is 
uncorrelated and has equal probability of laying any where in between ±0.5∆. The 




Figure 5.3: Assumed probability density function for the quantization error q[n]. 
The average power and the power spectral density of this quantization noise are 
calculated as 
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The quantization noise power over the sampling frequency band of -fS to fS is equal to 
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∫ ∫       (5-6) 
Because of the oversampling, the signal bandwidth is much smaller than the sampling 
frequency (i.e. OSR>>1) and the following approximation is valid.  
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          (5-7) 
One can assume the input signal is a sinusoidal wave between 0 and +VREF and its ac 
power is VREF2/8. The best possible signal-to-noise ratio (SNR) for an N-bit A/D 
converter with quantization level of ∆= VREF/2N and no clipping is  
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        (5-8) 
If the same input power is used in the Σ∆ modulator, the maximum SNR limited by 
the modulator’s quantization noise is 
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This equation predicts an increase of 30logOSR in the SNR of an oversampling 
modulator. In other words, every doubling in the OSR results in 1.5 bits increase in 
the resolution (a 9 dB increase in SNR). For example, with a sampling clock of 1 MHz 
and an input bandwidth of 1 kHz, the OSR is 500, which results in a remarkable 
increase of 81 dB in SNRMAX   (equivalent to 13.5 bits of resolution). The overall SNR 
with a 1-bit quantizer is then equal to  
                                   6.02 1.76 5.17 30log 84MAXSNR OSR dB= + − + ≅           (5-11) 
that is equivalent to 14 bits of resolution.  
The first-order Σ∆ modulator can be extended to a second-order modulator by 
inserting an integrator to the forward path of the modulator (Figure 5.4). The first 
integrator has no delay in its forward path but has one delay in its feedback loop. The 





Figure 5.4: Second-order Σ∆ modulator. 
The output of the second-order Σ∆ modulator in Figure 5.4 can be written as 
              ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )21 11X QY z H z X z H z Q z z X z z Q z− −= + = + −              (5-12) 
The noise transfer function of (1-z-1)2 has two zeros at DC, and provides a second-
order noise shaping. In general, an Lth-order noise shaping can be achieved by 
placing L integrators in the forward path of a Σ∆ modulator.  
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It can be shown that an Lth-order noise-shaping modulator improves the SNR by 
6L+3 dB/octave, equivalent to L+0.5 bits/octave. However, cascading the integrators 
in a Σ∆ modulator encounters instability problem. Practically, a maximum number of 




5.3 SC IMPLEMENTATION OF A Σ∆ MODULATOR 
Σ∆ modulators are usually discrete-time systems and well-matched with SC 
architectures. In the other words, integrators in Σ∆ converters are most often 
implemented using fully-differential SC circuits. Figure 5.5 demonstrates a fully-
differential SC implementation of a first-order Σ∆ modulator with a 1-bit 
quantizer.
 
Figure 5.5: An SC implementation of a first-order Σ∆ modulator. 
In a fully-differential scheme, even harmonic distortion is not produced by the op amp 
because its transfer characteristic is symmetric. Also, a fully-differential op amp has a 
speed benefit over an equivalent single-ended design since it does not have the pole 
associated with the double-ended to single-ended conversion. However, fully-
differential SC circuits require twice the number of capacitors and switches as single-
ended counterparts. The capacitor sizes can be halved without affecting the signal-to-
thermal-noise ratio of the circuit since the signal swing of the differential circuit is 
effectively doubled. Therefore, a differential design can occupy the same die area as a 
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single-ended design. Figure 5.6 clearly shows the effectiveness of the fully-
differential scheme in reduction of the environmental interferences. For a powerful 
spurs at 10 kHz, a 14 dB noise reduction in the differential output of the OTA, 
introduced in Section 3.5, was measured. 
   
                 (a)              (b) 
Figure 5.6: (a) OTA individual output; (b) OTA differential output. 
A continuous-time anti-aliasing filter (AAF) prior to the Σ∆ modulator is required to 
band-limit the input signal to frequencies less than one-half of the oversampling 
frequency, fS. When the OSR is large, the AAF can be a simple RC or a MOSFET-C 
low-pass filter. The band-limited continuous signal is processed by the SC integrator 
of the Σ∆ modulator. The 1-bit quantizer is the last stage and consists of a comparator 
followed by a transition-gate (TG) D-flip flop (Figure 5.7). The output is latched in 
the rising edge of φ, which is the moment to make the decision about the output of 1-
bit DAC. In this quantizer, the passing data experiences a delay that should be 




Figure 5.7: Two level clocked-quantizer with delay. 
Figure 5.8 shows the Z-domain linear model of the first-order Σ∆ modulator presented 
in Figure 5.5.  
 
Figure 5.8: Z-domain representation of the SC first-order Σ∆ modulator. 
The output signal is equal to 
                   ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )0.5 11X QY z H z X z H z Q z z X z z Q z− −= + = + −        (5-16) 
This architecture generates half a delay less in the signal transfer function compared 
to the architecture presented in Figure 5.2 and has the same noise shaping effect. This 





5.4 FIRST-ORDER SC Σ∆ CMOS-SOI ACCELEROMETER 
In the previously reported accelerometer Σ∆ interface architectures, the MEMS 
accelerometer was typically connected to the first stage integrator of a Σ∆ modulator 
[19] [43] [51] [88]. In contrast, our architecture relies on a front-end charge amplifier 
and a back-end first-order SC Σ∆ modulator. Figure 5.9 illustrates the functional 
block diagram of the proposed differential Σ∆ interface IC.  
 
Figure 5.9: Overall building blocks of the proposed fully-differential Σ∆ interface IC. 
The main motivation behind the presented architecture is to decouple the Σ∆ 
modulator from the sensor to achieve optimized performance regardless of the sensor 
capacitance [72] [74]. With this configuration, the front-end can be clocked at lower 
frequency. Also, the use of fully-differential configuration reduces the common mode 
interferences, such as noise coupled through substrate and power line, and increases 
the dynamic range by 6 dB. Sensors were developed in 40 µm thick low-resistivity 
(<0.01Ω.cm) SOI wafers through a simple stictionless process that improves the 
performance and manufacturability of high-sensitivity accelerometers (as presented in 
Chapter 2). Figure 5.10 shows the schematic diagram of the implemented capacitive 




Figure 5.10: Schematic diagram of a capacitive SOI accelerometer. 
SEM picture of a fabricated device is shown in Figure 5.11. 
  
                  (a)                                         (b) 
Figure 5.11: (a) SEM of a fabricated dry-released capacitive SOI accelerometer; (b) 
Close-up view of the tether and sense electrodes. 
Design specifications of the SOI accelerometer are provided in Table 5.1. 
Table 5.1: Design specifications of a micro-gravity SOI accelerometer. 
Proof mass size 4 mm × 3 mm × 40 µm 
Proof mass 1.2 milli-gram 
Capacitive gap size 2 µm 
Static sensitivity 0.2 pF/g 
Brownian noise floor 1 µg/√Hz 
1st flexural mode 1.5 kHz 
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5.5 FIRST-ORDER Σ∆ INTERFACE CIRCUIT  
Figure 5.12 shows the schematic diagram of the entire interface circuit.  
 
Figure 5.12: Schematic diagram of entire front-end back-end blocks. 
The front-end SC charge amplifier converts the changing charge of the capacitive 
bridge to an amplified voltage, representing the displacement of the proof mass. This 
sampled signal passes through a sample and hold (S&H) and a simple anti-aliasing 
filter (AAF) before entering the back-end block. The AAF filters out higher frequency 
components of the signal to make it more band-limited and to avoid any aliasing 
problem. The back-end block is a first-order SC Σ∆ modulator that includes an SC 
voltage integrator followed by a clocked comparator and a 1-bit digital feedback 
network. In this configuration, the Σ∆ modulator is effectively decoupled from the 
sensor to achieve optimized performance regardless of the size of the sensor 
capacitance. In addition, the front-end can be sampled at lower frequency 
(advantageous when the sensor capacitance and hence the time constants are large), 
while the back-end is clocked at a higher frequency to up-convert the quantization 
noise more efficiently. In the following sections, each of the circuit blocks will be 





5.4.1 FRONT-END BLOCK 
The front-end block consists of a fully-differential SC charge amplifier followed by a 
S&H and AAF. The front-end has the versatility of interfacing with different 
capacitive sensors (CS1,2) and provides an amplified voltage that is converted to a 
Bitstream through the back-end.  The amplification capacitors (CA) and reference 
capacitors (CR) are programmable through a 4-bit digital word. There are two clock 
phases, φ1 & φ2, involved in the circuit. In the sampling phase (φ1=high, φ2=low), 
CS1,2 and CR are charged with 0.5VDD.  Since, in this phase, the output of the OTA is 
connected to the input node, it is biased properly through the output common mode 
voltage, therefore a separate input common mode biasing network is not required. 
Meanwhile, the CDS capacitors (CCDS) accumulate the offset and low-frequency 
noise. In the amplification phase (φ1=low, φ2=high), the accumulated charge in CS1,2 
and CR are transferred to CA, and CCDS cancels out the offset and low-frequency noise. 
Using the charge conservation law between sampling and amplification phases at 
isolated input nodes of the OTA, one can find the output voltage equal to 
                                1 2 ( ) ( )A A A A AV V V V IDEAL V ERROR∆ = − = ∆ + ∆          (5-17) 
where 
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The output error voltage is much smaller than the output ideal voltage and it will be 
zero if CR is equal to CS (as a result of programmable reference capacitors). Then the 





. The S&H at the output of the front-
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end block acts as an impulse sampler combined with a comb filter, which interpolates 
subsequent sampled data and provides a smooth signal [75]. However, the S&H 
cannot be considered as an AAF since it does not truly band-limit the output signal of 
the charge amplifier. Therefore, the proceeding AAF band-limits the amplified signal 
of the front-end before entering the Σ∆ modulator. 
 
5.4.2 BACK-END BLOCK 
The back-end block consists of an AAF and a first-order Σ∆ modulator which is 
composed of a fully-differential input/output SC voltage integrator along with a 
clocked comparator and a negative feedback network. The AAF after the S&H stage 
is a buffered MOSFET-C low pass filter. The –3dB frequency of the filter is set 
through MOS transistor sizing. The MOSFETs are biased in the ohmic region and do 
not generate significant flicker noise. However, the thermal noise generated by MOS 
resistors is added to the input signal of the Σ∆ modulator and act as a dithering 
mechanism to randomize the quantization noise spectrum. As provided in Figure 5.13, 
the comparator measures a slew rate of 30 V/µs, which is more than enough for a 
sampling clock of 1 MHz that the IC was tested with.  
 
Figure 5.13: Quantizer slew rate measurement results. 
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Similar to the front-end block, there are two clock phases, φ1 & φ2, involved in the 
back-end. In the sampling phase (φ1=high, φ1=low), CD is charged with the output 
voltage of the front-end, and feedback capacitors (CF) is reset. In the integration phase 
(φ1=low, φ2=high), the difference between the back-end input signal and 1-bit 
quantizer output is integrated through the SC voltage integrator and the digital output 
is latched at the output of the quantizer. There is no need to have programmability for 
CD, CF and CI since the Σ∆ modulator is already isolated from the sensor to maintain 
the ability of running the back-end even with higher clock frequency. Also, fixing the 
feedback capacitors saves the chip area. The quantization noise is pushed out of the 
signal band by introducing the noise shaping transformation or up-converting effect in 
the integrator loop. The first order SC Σ∆ modulator achieves a quantization noise 
power of –115 dBm for 100 Hz input acceleration bandwidth and –85 dBm for 1kHz 
input acceleration bandwidth through a high OSR. 
 
5.4.3 ON-CHIP CLOCK GENERATOR 
A CMOS-controlled relaxation oscillator was designed to generate the on-chip 
sampling clock and required clock phases as shown in Figure 5.14. Two parallel 
CMOS transistors (Mn, Mp) are biased in saturation to charge and discharge a 
capacitor (CO) with constant current at the negative input of a comparator. The circuit 
is able to generate variable clock frequency by multiplexing different capacitors at its 
input. Also for fine tuning of the frequency, two control voltages (VCTL1,2 ) are devised 
in the oscillator. The two limits of the fast voltage level detector are defined as 








Figure 5.14: (a) CMOS-relaxation oscillator with the multi-phase clock generator; (b) 
Generated clock pulse at 1MHz and duty cycle of 50%. 
To keep Mn and Mp in saturation region, control voltages should stay in the following 
range: 




V V V≤ ≤ +            (5-20) 
                                               2
3
4 DD TP CTL DD TP
V V V V V− ≤ ≤ −           (5-21) 
As shown in Figure 5.14(b), the sampling clock frequency was set at 1 MHz with a 
duty cycle of 50% (VCTL1+VCTL2 =VDD).  
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5.4.4 LOW-NOISE DESIGN CONSIDERATIONS 
The core op amp of the SC charge amplifier and SC integrator is a fully-differential 
folded-cascode OTA. Figure 5.15(a) shows the transistor level schematic of the 











The OTA is self-compensated via the load capacitor. The input referred noise of the 
OTA is dominated by the noise of transistors M1, M2, M4 and M5. To improve the 
flicker noise of the OTA, the input stage has large PMOS transistors (M1, M2). The 
transconductance (gm) of the input transistors are also large enough to avoid noise 
contribution of other transistors. The biasing voltages Vb1, Vb2 and Vb3 are generated 
from a bootstrapped current reference that is derived from a band-gap voltage 
reference as shown in Figure 5.15(b). The measured temperature coefficient (TC) of 
the band-gap is 40 ppm/°C.  
Low frequency noise cancellation is an important requirement in MEMS interfacing, 
which improves the resolution of the system [22]. In this design, two stages of 
correlated-double-sampling (CDS) scheme were used in the charge amplifier and Σ∆ 
integrator for more suppression of the low frequency noise and offset. Figure 5.16 
shows the CDS simulation results performed in SPECTRE© using periodic steady 
state (PSS) and periodic noise (PNOISE) analyses. According to the simulation results 
a CDS capacitor of 0.5 pF should be able to suppress the noise floor by 16 dB, and the 
measurement data showed that the CDS technique was eventually able to reduce the 
flicker noise of the interface IC by 10 dB (Figure 5.17). In this architecture, the front-
end charge amplifier not only reduces the noise contribution of the proceeding Σ∆ 
converter to the overall noise floor of the IC (due to programmable high gain of the 
charge amplifier), but also adds the ability of interfacing the IC with different 









Figure 5.16: Simulated output noise of the charge amplifier (a) without CDS 








Figure 5.17: (a) A comparison of the output flicker noise for implementations with 
and without CDS; (b) Measured up-converted quantization noise spectrum. 
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Front-end and back-end blocks each have a dynamic range of 85 dB or larger. Long 
CMOS switches are used to reduce clock feedthrough and appropriate delayed clocks 
with their complements are provided to reduce the charge injection of switches. 
Figure 5.17(b) shows the output noise spectrum of the interface IC, illustrating the 
noise shaping effect of the modulator and the up-conversion of the quantization noise.  
The interface IC achieves a dynamic range of 85dB at 75Hz, which is equivalent to a 
resolution of 14 bits (capacitive resolution of 22aF).  
 
5.6 FIRST-ORDER Σ∆ ACCELEROMETER-IC TEST RESULTS 
The fabricated SOI accelerometer was wire-bonded to the IC chip. Figure 5.18(a) 
shows the differential output voltage of the charge amplifier before S&H and AAF. 
The gain of the amplifier was set to 0.5 V/g and the input acceleration was 1g peak at 
75 Hz. There is some feedthrough and charge injection that might cause tone in the 
output spectrum. Figure 5.18(b) illustrates the front end output voltage after S&H and 
AAF. The signal is effectively band-limited. This pre-filtering is vital in a Σ∆ 
modulator. Finally, the 1-bit digital stream is generated at the output of the Σ∆ 
modulator, and duty cycle of the output pulse is controlled with the level of the input 
acceleration as shown in Figure 5.18(c). Output duty cycle is larger than 50% for 
positive acceleration, smaller than 50% for negative acceleration, and 50% for zero 
crossing acceleration. A shaker diaphragm with a very small displacement was used 
to generate the sinusoidal acceleration. Also, the differential static response of the 
accelerometer’s front-end block is shown in Figure 5.19 that corresponds to a 












Figure 5.18: Measured time domain responses to an acceleration of 1g (peak) at 75 
Hz; (a) Output of the charge amplifier before S&H and AAF; (b) Output of the charge 
amplifier after S&H and AAF; (c) Σ∆ output Bitstream. 
 
Figure 5.19: Static differential output response to accelerations in the range of ±1g. 
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The die photo is shown in Figure 5.20. Different blocks of the interface circuit are 
labeled on the picture. 
 
 
Figure 5.20: Chip microphotograph of the open-loop 2.5 V 14-bit Σ∆ CMOS-SOI 
accelerometer 
 
Figure 5.21: Custom-designed PCB to test the Σ∆ CMOS-SOI accelerometer. 
110 
  
The digital portion of the circuit is kept far from the analog circuit to minimize digital 
noise. Die core area is 2mm2 and it is fabricated in the 2.5V 0.25µm 2 poly 5 metal N-
well CMOS process from National Semiconductor. Figure 5.21 illustrates the test 
PCB with the external settings for SC amplifier gain, AAF and clock generator. 
Summary of the measured specifications of the sensor and the interface IC is provided 
in Table 5.2.  
Table 5.2: Measured specifications of the first-order Σ∆ CMOS-SOI accelerometer. 
Accelerometer 
Device size 3.5 mm × 4 mm  × 40 µm 
Rest capacitance (CS) 5.3 pF 
Static sensitivity 0.2 pF/g 
BNEA 1 µg/√Hz 
Sensor bandwidth 1.5 kHz 
Interface IC 
Technology 0.25 µm N-well CMOS 
Power supply GND-2.5 V 
Min. detectable acceleration 
110 µg @75 Hz  
16 µg   @10 kHz  
Capacitance resolution 
22 aF   @75 Hz  
4 aF     @10 kHz 
Dynamic range 85 dB (equivalent to 14 bits) 
Gain 0.5 V/g 
Sampling clock 1 MHz 
Power dissipation 6 mW 








The design and implementation of a 2.5 V first-order SC Σ∆ modulator in a 0.25 µm 
CMOS technology was presented. The interface IC was used to readout a capacitive 
SOI accelerometer with micro-g mechanical noise floor. The Σ∆ modulator provides a 
digital bitstream and has the ability of interfacing with different capacitive sensors 
with an optimized performance. Very high oversampling ratio (OSR>300) was key to 
the effective up-conversion of the output quantization noise in a first-order Σ∆ 
modulator. The effectiveness of noise cancellation through CDS was quantified by 
measuring the output noise spectrum of two identical systems, one with and the other 
without CDS capacitors. Up to 10 dB low frequency noise reduction was measured 
through CDS without any need for chopper stabilization. The measured equivalent 
noise acceleration was 110 µg/√Hz and the dynamic range was 85 dB (equivalent to 














 CLOSED-LOOP Σ∆ CMOS-SOI ACCELEROMETER 
 
6.1 OVERVIEW 
A micro-gravity accelerometer should maintain high performance, resolution and 
stability even at the presence of large background accelerations such as earth gravity. 
The performance level of open-loop capacitive microaccelerometers is limited in 
terms of linearity, dynamic range and bandwidth when large background accelerations 
exist. For a linear operation, the displacement of the seismic mass should be such that 
secondary effects of air-damping (D), tethers’ stiffness (K), and electrostatic forces 
applied by readout electronics are negligible and do not degrade the overall 
performance. A low-frequency large input acceleration causes a large displacement 
that can push the accelerometer into the nonlinear region. Therefore, for a linear 
operation, the dynamic range is limited. Since the acceleration is a second derivative 
of the displacement with respect to time, faster movement of the accelerometer 
(higher input frequency) generates greater acceleration and again causes non-linearity 
effects. Hence, the operating frequency of an open-loop microaccelerometer is 
typically smaller than the natural frequency of the sensor (to provide a linear 
response). A closed-loop configuration or so-called force-rebalancing system, in 
contrast, reduces such nonlinearities and improves the performance.  
In a closed-loop system, the accelerometer sensing element is a part of the loop-gain 
in the forward path and a feed-back mechanism (actuator) pushes the seismic mass 
back and keeps the proof mass at its rest position. By maintaining small deflections, 
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nonlinearities from the mechanical system and electronics interface are minimized. In 
addition, a high-bandwidth feedback system can extend the measurement bandwidth 
beyond the natural frequency of the sensor. However, a force-rebalancing 
accelerometer is not a good solution for low-cost low-sensitivity microaccelerometers 
since it increases the complexity of the system and the manufacturing cost. For 
example, in a high-gravity sensor, used for shock and impact detection in an 
automobile, the applied acceleration is over 10’s of g. Therefore, the required 
feedback force to reposition the proof mass is usually very large and it is not possible 
to obtain the force in an integrated format. One of the most efficient methods to 
employ readout/control mechanism in an integrated form is  Σ∆ modulation. These 
modulators provide direct digital output and can be easily integrated within a high 
density digital CMOS technology [86−88].  
The main objective of this chapter is the design and implementation of a new 
monolithic mixed-signal second-order Σ∆ modulator for the open-loop and closed-
loop operation of the integrated micro- & sub-micro-gravity capacitive SOI 
accelerometers. The proposed microsystem has the versatility of interfacing with 
sensors of different sensitivity and rest capacitors while maintaining required 
conversion speed, minimum power consumption (<5 mW), maximum dynamic range 
(>90 dB) and minimum nonlinearity (<0.1%).  Accelerometers are fabricated in thick 
SOI substrate through the same process discussed in Chapter 2. High capacitive 
sensitivity eliminates high gain requirement for the front-end amplifier and provides 
better quantization noise shaping [89]. The interface IC is designed and implemented 
in the 3 V 0.5 µm 2P3M N-well CMOS technology from AMI. The SOI 
accelerometer is wirebonded to the IC chip and is tested for the functionality, 
performance and stability. The actual measurement data is provided. 
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6.2 PRINCIPLE OF OPERATION 
The Functional block diagram of a closed-loop capacitive microaccelerometer system 
is shown in Figure 6.1. 
 
Figure 6.1: Functional block diagram of an electromechanical Σ∆ accelerometer. 
The accelerometer includes parallel-plate and comb-drive capacitors around its body 
(Figure 6.2).  The proof mass movement changes the parallel-plate and comb-drive 
capacitances. The actuator is a part of the accelerometer including comb drives and 
parallel-plate feedback capacitors. 
 
Figure 6.2: Schematic diagram of a capacitive microaccelerometer with parallel-plate 
sense CS and comb-drive CC feedback electrodes. 
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The value of each changing capacitance is as the following: 
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= =                        (6-4) 
where Ne is the total number of sense electrodes with a length of le; Np is the total 
number of parallel-plate feedback electrodes; Nc is the total number of comb-drive 
feedback electrodes with initial overlap of lc; h is the height of electrodes; d is  the 
initial gap spacing; x is the proof mass displacement from the rest position. In these 
equations, CS1, CS2, CR1 & CR2 are the sense capacitances, CP1 & CP2 are the parallel-
plate feedback capacitances, and CC1 & CC2 are the comb-drive feedback capacitances. 
In force-rebalancing capacitive accelerometer, the error force (FE) between the 
external force (FEXT) and the feedback force (FELC) passes through the mechanical 
transfer function of the accelerometer. It has a second-order response with respect to 
the proof mass displacement (X).  
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ω0 is the natural angular frequency of the accelerometer, and Q is the quality factor. 
The differential sense capacitance is equal to 
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For small proof mass displacements, this equation is simplified to 
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CS is the half of the rest capacitance in between the proof mass sense fingers. The 
transducer’s transfer function is defined as the ratio of output capacitance change over 
the input force: 
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The front-end non-inverting SC charge amplifier with a programmable amplification 
capacitance of CA picks up the sensor differential capacitance and provides an 
amplified voltage proportional to the input force  
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         (6-12) 
The converted signal is then band-limited and sampled by two SC integrators that 
form the second-order Σ∆ modulator with 1-bit digital output. The pulse-width-
modulated (PWM) output is amplified and applied to the feedback electrode from 
which the proof mass is further away, thus generating an electrostatic force to push 
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the proof mass back to its null position. Feedback electrostatic forces can be generated 
from parallel-plate electrodes (FP) or comb drives (FC). 
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The main advantage of the comb-drive actuator over the parallel-plate actuator is that 
the generated electrostatic force does not depend on the proof mass location and is 
independent of the comb overlap, while large lateral stiffness of the accelerometer 
avoids lateral snap of the comb drives. This force is still proportional to the square of 
the applied feedback voltage (VFB), which is represented as convolution 
transformation in the frequency domain. The convolution effect in the feedback loop 
introduces nonlinearity in the control system. However, the convolution of two 
identical square waves is equal to the same square wave with squared pulse 
amplitude, presented as a constant gain in the feedback path. The feedback gain that is 
applied through the comb-drive actuator is equal to 










=            (6-15) 
The proposed interface circuit is a fully-differential sampled-data scheme with the 
ability of the force-rebalancing feedback. The feedback force is applied to the 
accelerometer through the comb-drive or parallel-plat actuator. The expected 
resolution is better than 14 bits.  In this study, the tradeoffs between increasing the 
order of the Σ∆ modulator while lowering the sampling clock and increasing the 
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oversampling ratio while decreasing the order of the modulator is quantified. 
Different specifications including power consumption reduction, quantization noise 
suppression, low-frequency noise reduction, and stability achievement are considered 
to decide for the best readout/control interface circuit. 
 
6.3 CLOSED-LOOP SAMPLED-DATA SYSTEM 
In order to design and simulate the electromechanical Σ∆ modulator, it is necessary to 
first develop a linear control system for the modulator. A linear discrete-time 
representation is developed for the behavioral modeling of the system. Figure 6.3 
shows the block diagram of a sampled-data system. The accelerometer response is 
continuous-time and the readout/control system is a sampled-data system with 
discrete-time response. GTDR(S) is the accelerometer’s continuous-time transfer 
function that its output is sampled at regular intervals by an A/D converter. 
 
Figure 6.3: Block diagram of a sampled data system. 
The role of discrete-time processor is to manipulate a control strategy, which will 
ultimately be represented as a transfer function in the Z-domain (GC(z)). To develop 
the control algorithm, a precise mathematical model of the overall system (including 
A/D and D/A converters) is required.  
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6.3.1 CONTINUOUS-TO-DISCRETE TIME CONVERSION 
The A/D converter is simply an ideal sampler and consists of an ideal switch that 
closes and reopens instantaneously every TS units of time. In modern CMOS IC 
technologies, CMOS switches are used to implement near ideal samplers.  Let x*(t) be 
the sampled-data. 
                   ( ) ( ) ( )*
ST
x t x t tδ=            (6-16)  
where x(t) is the continuous convolution of r(t) and h1(t) and ( )
ST
tδ  is the impulse 
train function shown in Figure 6.4 and Figure 6.5. 
           ( ) ( ) ( ) ( ) ( )1 1
0
t
x t h t r t h r t dτ τ τ= ⊗ = −∫           (6-17) 
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Figure 6.4: Ideal sampler working as a continuous-time-to-discrete-time converter. 
 
Figure 6.5: Impulse sampler ( )
ST
tδ . 
Thus, we have: 





x t h r t d t nT h r t t nT dτ τ τ δ τ τ δ τ
∞ ∞
= =
= − − = − −∑ ∑∫ ∫      (6-19) 
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The impulse function whose area is equal to unity is called the unity-impulse function 
or the Dirac delta function and satisfies the following properties: 
                 ( ) ( ) ( )0 0x t t t x tδ − =                (6-20) 
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Therefore,  
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The definition of x*(t) is in-line with the one-sided Laplace transformation used in 
control systems. 
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Replacing Equations (6-20) and (6-21) in Equation (6-23) results in 
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This Laplace-transfer function is a periodic function. 








          (6-25)  
Therefore, any pole or zero of X*(s) will be repeated every 2π/TS. Now, it is easy to 
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121 
  
Here is an example to show how a continuous-time signal is sampled and converted to 
a discrete-time signal. Let x(t) be a damped exponential function for t>0. 
                    ( ) ( ) 0atx t e U t a−= >             (6-27)  
where U(t) is the unit step function:  







@            (6-28)   
The Laplace transform of this function is  




            (6-29)   
By using Equation (6-24), the Laplace transform of the sampled-data x*(t) is equal to 

















−∑ ∑           (6-30) 
Recalling that X*(s) is periodic in s-plane, it has accountably infinite number of poles 
at s=-a±j2nπ/TS, n=0, 1, 2, …. One of its pole is s=-a, the original pole from the 
continuous function. It is implied that X*(s) includes the pole of X(s) and copies of this 
pole at intervals of 2π/TS. The same argument is true for any other function whose 





= , X*(s) is mapped to the Z-
domain.  







           (6-31)   
Poles of X*(s) are obviously mapped to the same point in the Z-plane. It is concluded 
that the poles of X(z) are simply the poles of X(s) mapped under ST sz e= . The results 
of this example can be used for any other linear time-invariant (LTI) system in which 
s-domain transfer functions are ratios of polynomials with real coefficients and can be 
expanded to partial fractions. However, this rule is not always correct for the zeros.  
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6.3.2 DISCRETE-TO-CONTINUOUS TIME CONVERSION 
Next step is to develop a mathematical model for the D/A converter. A zero-order 
hold (ZOH) is used to turn the discrete signal into a piecewise continuous analog 
signal, which is applied to the actuator through the feedback-loop. If a unit impulse is 
applied to the ZOH at t=0, the hold mechanism immediately puts out a value of one 
and hold it for TS units of time (Figure 6.6). There are many different CMOS sample-





Figure 6.6: (a) Block diagram of an ideal ZOH to model a discrete-to-continuous time 
converter; (b) Impulse response of a ZOH and a typical output signal of a ZOH. 
The Laplace transformation of a ZOH function can be derived as below: 
       ( ) ( ) ( )t
TS
ZOH Sg U t U t T= − −                       (6-37) 
where U(t) is the unit step function: 
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Required mathematical equations to manipulate the building blocks of the closed-loop 
system are now established. Since the models are linear, they can be swept with each 
other. It was shown that a sampled-data transfer function existed for the control 
processor. As a result, the entire system can be analyzed in Z-domain, and considering 
Bennett’s criteria, linear equations are used to design the electromechanical Σ∆ 
capacitive SOI accelerometer and study the quantization noise shaping effect. 
 
6.3.3 Z-DOMAIN PRESENTATION OF THE CLOSED-LOOP SYSTEM  
 Using the ZOH transfer function, the D/A converter can be swept with the 
transducer’s transfer function. Figure 6.7 shows a new presentation of the closed-loop 
system where GC*(s) represent the discrete-time processor, and G'TDR(s) represent the 
combination of the ZOH and the transducer’s transfer function [90]. 
 
Figure 6.7: Modified block diagram of a closed-loop sampled-data system. 
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This equation has exactly the same form as the expression for the closed-loop 
continuous-time transfer function and can be represented by the block diagram of 
Figure 6.8.  
 
Figure 6.8: Block diagram of a closed-loop sampled data system in the Z-domain. 
 
6.3.4 Z-DOMAIN PRESENTATION OF THE ACCELEROMETER 
In this section, a mathematical expression for the G'TDR(z) will be developed. From 
Equation (6-39), we have: 
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s s
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−′ = − = −          (6-42) 
where ( ) ( )step TDRY s sG s=  is the s-domain expression for the continuous-time 
response of the transducer to a unit step input. Applying the inverse Laplace transform 
to Ystep(s), the following equation is extracted: 
     ( ) ( ) ( ){ } ( ) ( ) ( ) ( )1 ST sTDR step step step step S Sg t L Y s e Y s y t U t y t T U t T−−′ = − = − − −     (6-43) 
U(t) is the unit step function. ( )TDRg t′  is quantized by tànTS. 
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Therefore, the Z-domain transform of the accelerometer combined with the ZOH is 
equal to ( ) ( )11 stepz Y z−− . G'TDR (z) is called the step-invariant transform of GTDR(s), 
which is a result of the defined model for D/A converter. The D/A converter has been 
modeled as a sample-and-hold and a very specific form for GTDR'(z) has been derived.  
However, the D/A converter can be modeled in a different way (such as first-order 
hold), and a different formula for G'TDR(z) is obtained. This result is used to transfer 
the accelerometer to the Z-domain. The actuator’s transfer function is rewritten as 
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G'TDR(s) is found by taking the step-invariant transform of GTDR(s): 
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Using the standard tables of z transform, G'TDR(z) is found as  
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                     (6-48) 
MATLAB© simulation is used to test the correctness of these equations. 
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6.4 SECOND-ORDER Σ∆ CMOS-SOI ACCELEROMETER 
In chapter 5.2, it was shown that an open-loop second-order Σ∆ modulator with unity-
gain integrators resulted in a second-order noise shaping. Figure 6.9 shows a 
switched-capacitor implementation of such a system with the same quantizer that was 
illustrated in Figure 5.7. 
 
Figure 6.9: Schematic diagram of a second-order Σ∆ readout interface circuit. 
In this schematic, CD1, CF1, CI1, CD2, CF2, and CI2 are equal to set unity gain 
integrators, and L[n]=D[n-0.5] and Y[n]=D[n-1] (outputs of the 1-bit quantizer) to 
provide required delayed feedback levels. Figure 6.10 particularly shows the Z-
domain linear model of the second-order Σ∆ modulator presented in Figure 6.9. The 
output signal is equal to 
        ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )21 0.5 11X Q AMPL z H z X z H z Q z G z X z z z Q z− − −= + = + −     (6-49) 
The second-order quantization noise shaping is achieved with an extra half delay that 







Figure 6.10: (a) Z-domain representation of the SC second-order Σ∆ modulator; (b) 
Simplified model. 
The second-order  Σ∆ interface circuit was simulated by SPECTRE© in CADENCE, 
with an input of -5 dBm at 100 Hz and a sampling clock of 40 kHz. Figure 6.11 shows 
the time domain simulation of the designed interface circuit. Also, Figure 6.12 
illustrates the power spectral density (PSD) of the 1-bit digital output. The second-
order quantization noise shaping reduces the in-band noise to -100 dB at vicinity of 
input base band (100 Hz). Also, higher order noise shaping helps to reduce the output 
tones since the output of the first integrator is more chaotic and helps to randomize 
the quantization noise. Integrators are set for a gain of 0.5 or 1 to provide the 
maximum noise shaping effect. For low level DC inputs, the outputs of integrators are 
over-loaded and the circuit shows instability (high power tones). The instability can 
be avoided by reducing the gain of integrators. The OSR is 200 and the calculated 




Figure 6.11: Simulated output Bitstream in comparison with the input analog signal. 
 
Figure 6.12: Simulated output quantization noise up-conversion. 
The real output noise floor is limited by the thermal noise and 1/f noise of the first 
integrator. The noise of the second integrator is improved through the filtering effect 
of the first integrator that is placed in the feedback path for the second integrator’s 
input-referred noise. The measured 1-bit digital output of the modulator, for an input 
acceleration of 30 milli-g at 6 Hz, is illustrated in Figure 6.13. 
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                                 (a)          (b) 
Figure 6.13: (a) Measured output Bitstream of the second-order Σ∆ modulator; (b) 
Close-up view of the PWM signal. 
 
6.5 CLOSED-LOOP READOUT/CONTROL SYSTEM  
In this section, the design and simulation of the entire closed-loop system is provided. 
Figure 6.14 illustrates the proposed closed-loop microaccelerometer model using the 
previously developed mathematical models for the sensor, A/D and D/A converters. 
 
Figure 6.14:  Proposed electromechanical Σ∆ modulator in Z-domain. 
In the closed-loop system, the order of the modulator increases to 4 and instability can 
cause the modulator to exhibit large cycling states and poor SNR. An unstable 
modulator usually has a low-frequency oscillation that generates an output of 
alternating long strings of 0’s and 1’s. Using the linear models presented so far, one 
can predict if a modulator generates unstable states (limit-cycles). In this 
configuration, the integrators have separate gains of G1 and G2. The gain of each 
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integrator can be set through the interface circuit to achieve stability for low-level 
low-frequency input signals. The step-invariant transfer of the accelerometer is  
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It is straight forward to find the signal transfer function (STF) and the quantization 
noise transfer function (QNTF) from the block diagram of Figure 6.14. 
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                   (6-50)  
As shown, both of STF and QNTF have the same poles but the nominator of QNTF 
has the second-order noise shaping multiplied by the denominator of the 
accelerometer. It means that the transducer’s poles are acting as the QNTF’s zeros. 
The pole-zero locations of each transfer function depend on the values of the 
electromechanical coefficients. For a finite impulse response (FIR) transfer function, 
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the Z-domain poles and zeros should locate inside the unity circle and the number of 
poles should be greater than number of zeros. According to the above equations, the 
STF can conditionally be stable but the existence of repeated zeros on the unity circle 
can cause QNTF to be potentially unstable. The DC gain of each transfer function is 
found by putting z=1 (equal to s=0).  
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As it is expected, the QNTF has a high-pass characteristic with a second-order null at 












. Obviously, the accelerometer improves the 
quantization noise shaping, which is one of the main advantages of the closed-loop 
system.  
For the unity gain integrators (G1=G2=1), STF and QNTF are simplified to 
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For better understanding of the transfer functions effect, the quantitative analysis of 




6.5.1 DESIGN SPECIFICATIONS OF THE CAPACITIVE ACCELEROMETER  
In this section, the accelerometer is first introduced and a sensor transfer function is 
derived that helps to analyze the closed-loop system. Root Locus is used to predict the 
stability of the system for different gain values. Figure 6.15 shows the lumped-
element model of the capacitive SOI accelerometer. 
 
Figure 6.15: Schematic diagram of the SOI microaccelerometer. 
Sensors are designed and implemented in thick (120 µm) low-resistivity SOI wafers 
using the same process flows that were introduced in Chapter 2. Comb-drive actuators 
are implemented at two ends of the proof mass. The sense capacitance of the 
accelerometer is split into four identical sub-capacitances in a fully symmetric and 
differential manner (two increasing and two decreasing) that avoid any on-chip 
capacitors on the IC. For a non-peaking response, the accelerometer is operated in air 
and is designed with low quality factor (over-damped response). Figure 6.16 and 
Figure 6.17 show the capacitive sensitivity and the Brownian noise equivalent 





Figure 6.16: Capacitive sensitivity versus gap size. 
 
Figure 6.17: BNEA versus gap size. 
Although the accelerometer is designed for low-Q response but it is always difficult to 
predict and control the actual response of the accelerometer. Therefore, in the control 
design process, the response of the system for different sensor’s quality factors should 
be analyzed to make sure that changes in the poles location of the transducer will not 
degrade the performance or cause instability of the system. An ultimate gap of 4 µm 
is chosen to provide non-peaking response (Q=0.3). Table 6.1 shows the design 







Table 6.1: Design specifications of the closed-loop micro-gravity SOI accelerometer 
Proof mass size 3 mm × 5 mm  
Overall sensor size 6 mm × 6 mm 
Device thickness 120  µm 
Initial capacitive gap  9 µm 
Reduced gap size 4 µm 
Proof mass (M) 5 milli-gram 
Stiffness (K) 55 N/m 
Damping (D) 4.5×10-2  Ns/m 
Quality factor (Q) 0.37 




CS 12.7 pF 
BNEA 1 µg/√Hz 
Static sensitivity (S) 5 pF/g 
Sensor bandwidth 550 Hz 
Maximum input acceleration 30 milli-g 
GTDR0 58 nF/N 
GACT 13.3 nN/V2 (VFB=1 V) 
GAMP 6×1012 V/F (CA=0.5 pF and VDD=3 V) 








The accelerometer’s transfer function is equal to 
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The frequency response of the accelerometer is shown in Figure 6.18.  
 
Figure 6.18: Bode plot of the transducer’s transfer function. 
The designed accelerometer has two real poles at -2π×234 Hz and -2π×1196 Hz and 
shows no peaking response. For a sampling clock of 40 kHz, the discrete-time transfer 
function of the accelerometer is 
      ( )
10 10
2
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The discrete transfer function of the accelerometer has two real poles at 0.9639 and 
0.8287 (inside the unity circle) and a real zero at -1 (Figure 6.19). The accelerometer 




Figure 6.19: Root Locus plot for the step-invariant transform of the accelerometer. 
Figure 6.20 illustrates SEM pictures of the fabricated SOI accelerometer for the 
closed-loop operation. Capacitive gaps are reduced to 4 µm by deposition of 2.5 µm 
of LPCVD polysilicon over the accelerometer [47]. Shock stops are devised to limit 
the movement of the seismic proof mass and protect the tethers and sense electrodes 
from stiction or breaking.  In this batch of fabrication, the quality of the deposited 
polysilicon is improved significantly and a smooth surface is achieved. 
 
Figure 6.18: SEM pictures of the fabricated SOI accelerometer 
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6.5.2 Z-DOMAIN ANALYSIS OF THE ENTIRE CLOSED-LOOP SYSTEM 
Each of the blocks in the readout/control system is now defined and we are able to 
analytically analyze the entire system based on the design specifications. Figure 6.21 
depicts the feedback acceleration versus applied feedback voltage (VFB). 
 
Figure 6.21: Feedback acceleration versus feedback voltage. 
The maximum input acceleration for a linear operation is 30 milli-g, which 
corresponds to a dynamic range (DR) of 90 dB, with an acceleration resolution of 1 
µg/√Hz. Figure 6.21 predicts that the input acceleration can be increase by 10× (20 
dB) if a feedback voltage of 30 V is applied to the comb drives. In the other words, 
with a feedback voltage of 30 V, the maximum feedback acceleration is 0.3 g, and the 
accelerometer’s respond to the external acceleration (aext) is linear as long as the error 
acceleration (aerr) is less that 30 milli-g. MATLAB© and SIMULINK© are used to 
analyze the stability of the closed-loop system and plot frequency responses of the 
system to the input acceleration, quantization noise and interface circuit noise. For a 
sampling clock of 40 kHz, feedback voltage of 30 V and unity-gain integrators, the 
signal transfer function (STF), quantization noise transfer function (QNTF), and the 
circuit noise transfer function (NTF) are as follow: 
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The poles and zeros of the transfer functions are placed in side the unity circle that 
guarantees the stability of the system. The frequency response of each transfer 
function is shown in the following figures. The dashed curves demonstrate open-loop 
system (VFB=0) and the solid curves demonstrate the closed-loop system (VFB=30 V). 
 






Figure 6.23: QNTF frequency response; Quantization noise is improved by 20 dB. 
 
 




As shown in these plots, the DR is improved by 20 dB when the accelerometer is in a 
closed-loop configuration. The quantization noise is up-converted better and is 
attenuated by 20 dB in the signal bandwidth. In addition, the circuit input referred 
noise is shaped by the accelerometer transfer function, which helps to maintain the 
same resolution with the increased dynamic range.  Figure 6.25 shows the time-
domain step response of the closed-loop system to a 0.3 g external acceleration. The 
system shows no over-shoot and settles within 1 ms.  
 










6.6 CLOSED-LOOP Σ∆ CMOS-SOI ACCELEROMETER  
In previous sections, the system-level design and simulation of the electromechanical 
Σ∆ SOI accelerometer was introduced. A linear model of the entire system in Z-
domain was developed to predict the dynamic range improvement and stability 
conditions when the accelerometer is placed in the forward path of a closed-loop 
readout/control system.  
Based on the previous analyses, a new monolithic mixed-signal second-order Σ∆ 
modulator for the closed-loop operation of the micro-gravity SOI accelerometers is 
presented. This architecture relies on a front-end programmable reference-capacitor-
less SC charge amplifier and a back-end second-order Σ∆ modulator, consisting of 
two cascaded SC integrators with programmable gain of 0.5 or 1, a two-level 
quantizer and feedback networks. Two comb-drive actuators are dedicated to 
continuously apply the appropriate feedback force to the proof mass and the output 
Bitstream controls the average of the applied force. There is no distinct feedback 
clock phase, which decreases the complexity of the system. Since comb drives are 
implemented in thick SOI with reduced gap, the feedback force is strong enough to 
null the movement of the large proof mass.  
Correlated-double-sampling (CDS) scheme was used in the front-end to reduce flicker 
noise and offset. A low-power low-noise fully-differential folded-regulated cascode 
OTA is designed with a very high DC gain (>100 dB) and a unity gain bandwidth of 4 
MHz, as the core op amp in each block. High DC gain of the amplifier improves the 
SC functionality and noise performance of the system. The closed-loop architecture 
maintains required converting speed, minimum power consumption (<5 mW), 
maximum dynamic range (>90 dB) and minimum nonlinearity (<0.1%).   
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6.6.1 INTEGRATED CIRCUIT DESIGN AND SIMULATION 
Schematic of the proposed CMOS-SOI Σ∆ accelerometer is shown is Figure 6.26. 
 
Figure 6.26: Schematic diagram of the electromechanical Σ∆ SOI accelerometer. 
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For the transistor-level design and simulation of the entire closed-loop system in 
CADENCE, the accelerometer is modeled with a series RLC circuit as shown in 
Figure 6.27. 
 
Figure 6.27: Equivalent circuit for a spring-mass-dashpot system. 
In this disciplinary, the applied force F is analogous to the voltage, and velocity of the 
proof mass υ is analogous to the current. Mass M is represented by an electrical 
inductor L with a value of M, the spring K by an electrical capacitance C with a value 
of 1/K, and the air damping D with an electrical resistor R with a value of D. Now, it 
is possible to add the accelerometer model to the interface circuit and do a complete 
simulation of the closed-loop system. Non-linearity effects of the MEMS-IC are 
simulated in time-domain and frequency-domain.  
Figure 6.28 shows the output power spectrum of the open-loop and closed-loop 
configurations for a 30 milli-g input acceleration at 100 Hz. The closed-loop system 
was simulated with the accelerometer and actuators. The use of closed-loop system 
significantly reduces output tones due to the better quantization noise shaping and 













6.6.2 CLOSED-LOOP PERFORMANCE MEASUREMENT 
Figure 6.29 shows the microphotograph of the implemented second-order Σ∆ 
modulator. 
 







On a custom-designed PCB, the accelerometer was wirebonded to the IC chip and 
was characterized for the sensitivity and gain (Figure 6.30). 
 
Figure 6.30: Custom-designed PCB to test the Σ∆ CMOS-SOI accelerometer. 
The accelerometer has a measured sensitivity of 5 pF/g and a gain of 30 V/g. Figure 
6.31 shows the time-domain response of the accelerometer to a step-input 
acceleration. It shows an over-damped response (non-peaking response), which is in-
line with the design specification. In this test, the output of the charge amplifier 
(front-end block) was measured when a tilting motion was applied to the 
accelerometer board. As expected, the differential output swing of the IC chip is 4 V. 
 
Figure 6.31: Non-peaking step response of the micro-gravity accelerometer. 
Figure 6.32 shows the test set up for the open-loop and closed-loop performance 





Figure 6.32: Test setup for the accelerometer test and performance measurement. 
Figure 6.33 shows the open-loop and closed-loop response of the system to DC and 
AC (50 milli-g peak at 0.6 Hz) accelerations.  
 
Figure 6.33: Open-loop and closed-loop responses of the Σ∆ accelerometer system. 
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In this figure, CH1 shows the 1-bit output Bitstream and CH2 shows the charge 
amplifier’s output (error signal). In the open-loop system, the error signal is large, 
meaning the proof mass displacement is large. In the closed-loop, the output 
Bitstream is amplified externally and applied to the comb-drive electrodes. The 
electrostatic feedback force pushes the seismic mass back to the null position and the 
error signal reduces significantly.  
Figure 6.34 shows the output noise spectrum of the interface IC, illustrating the noise 
shaping effect of the modulator and the up-conversion of the quantization noise.  No 
in-band tones were observed at the output spectrum, which means the closed-loop 
system is functional for the input bandwidth of 500 Hz.  The closed-loop system 
provides a noise reduction of 22 dB, corresponding to a dynamic range of 95 dB and a 
resolution of 15 bits (capacitive resolution of 2 aF/√Hz) at 20 Hz.  
 
Figure 6.34: Quantization noise shaping in open-loop and closed-loop configurations. 
The IC chip measures a silicon area of 2.25 mm2 and consumes a low power of 4.5 
mW with a sampling clock of 40 kHz. The front-end SC charge amplifier of the Σ∆ 
modulator was tested for the bias stability over 12 hours in a constant room 
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temperature. A 100000 number of samples were collected with a sampling period of 
0.43 sec. The bias stability of the interface circuit was extracted using the Allan 
Variance analysis. Figure 6.35 shows the normalized output voltage of the circuit and 
the equivalent acceleration measured in 43000 sec. Figure 4.36 shows the Allan 
Variance plot. The IC chip measures a bias stability of 2 µg in a period of 12 hours. 
 
Figure 6.35: IC’s normalized output voltage and equivalent acceleration. 
 
Figure 6.36: IC’s Allan Variance for 100000 points of time-domain data.  
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Next, the IC was interfaced with the micro-gravity SOI accelerometer through the 
wirebonds. The accelerometer with the IC chip was tested for the bias stability in a 
period of 12 hours. As expected, the accelerometer was responding to the test setup 
vibration and external accelerations. Figure 6.37 shows the normalized output voltage 
and the equivalent acceleration. Figure 6.38 shows the Allan Variance plot that 
measures a bias stability of 10 µg for the accelerometer system. 
 
Figure6.37: Sensor’ normalized output voltage and equivalent acceleration. 
 
Figure 6.38: Accelerometer’s Allan Variance for 100000 points of time-domain data.  
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Table 6.2: Measured specifications of the closed-loop Σ∆ CMOS-SOI accelerometer. 
Closed-loop Microaccelerometer-IC Performance 
Proof mass size 3 mm × 5 mm 
Overall sensor size 6 mm × 6 mm 
Device thickness 120  µm 
BNEA 1 µg/√Hz 
Static sensitivity 5 pF/g 
Sensor bandwidth 500 Hz 
Front-end gain 30 V/g 
Front-end Max. Diff. output swing 4 V (peak-to-peak & supply: 3 V-GND) 
Output noise -87 dBV/ √Hz  @ 20 Hz (RBW=3 Hz) 
TNEA 4 µg/√Hz @ 20 Hz (RBW=3 Hz) 
Capacitive resolution 2 aF/√Hz          @ 20 Hz (RBW=3 Hz) 
Circuit’s bias stability 2 µg 
Accelerometer’s bias stability 10 µg 
Dynamic range 95 dB (15 bits of resolution) 
Sampling clock 40 kHz 
OSR 40 
Power dissipation 4.5 mW (3 V- GND) 













A micro-g accelerometer should maintain high performance, resolution and stability 
even at the presence of large background accelerations such as earth gravity. In open-
loop systems, the dynamic range is limited and performance is degraded when large 
background accelerations exist. Therefore, closed-loop operation of the 
microaccelerometer is essential to improve dynamic range and linearity.  
In this chapter, the implementation and characterization of a force-rebalanced high-
order Σ∆ microaccelerometer with micro-gravity resolution and stability and an 
extended dynamic range of 95 dB was presented. The accelerometer was fabricated in 
low-resistivity (< 0.01 Ω.cm) 120 µm thick SOI substrates with reduced capacitive 
gaps using a high-yield dry-release fabrication process presented in Section 2.4. In 
contrast to the previously reported Σ∆ microaccelerometers, in which the mechanical 
transfer function of the sensor was typically the only element of the loop-filter, in this 
design, a second-order SC Σ∆ modulator was cascaded with the accelerometer and the 
front-end amplifier. High capacitive sensitivity eliminated the high gain requirement 
of the front-end and helped with better quantization noise shaping. The accelerometer 
operated in air and was designed for non-peaking response with a BW-3dB of 500 Hz. A 
22 dB improvement in noise and hence dynamic range was achieved with a sampling 
clock of 40 kHz corresponding to a low oversampling ratio (OSR) of 40. The 
measured bias stability of the accelerometer was 10 µg. The interface IC consumed a 







 CONCLUSIONS AND FUTURE WORK 
7.1 CONTRIBUTIONS 
In this dissertation, the design, characterization and implementation of micro- and 
sub-micro-gravity capacitive solid-mass SOI accelerometers with low-power and low-
noise CMOS interface ICs (open-loop and closed-loop) were investigated. The 
following is a list of contributions that have been achieved in this study: 
1. The electromechanical design and simulation of the optimized performance 
capacitive SOI accelerometers was presented. Two MEMS schematic 
diagrams were devised to achieve micro- and sub-micro-gravity resolutions in 
the smallest footprint: solid proof mass with no extra mass and solid proof 
mass with added seismic mass. In the aspect-ratio limited SOI accelerometers, 
an optimized SOI thickness existed to minimize the total noise equivalent 
acceleration (TNEA) and provide micro-gravity resolution. To improve the 
noise performance and obtain deep micro-gravity resolution, thick silicon 
seismic mass on the backside of the MEMS die was kept intact. The extra 
seismic mass on the backside added substantial amount of mass that helped in 
further reduction of the mechanical and electrical noises and obtaining true 
micro-gravity electromechanical resolution. It should be mentioned that a 
similar fabrication process was developed to implement high resolution 
microgyroscopes in SOI substrates [91] [92]. 
2. A stiction-less high-yield accelerometer fabrication process was developed 
based on the high aspect-ratio RIE trench etching and backside dry-release. 
Accelerometers were released from the backside of the SOI wafers; hence no 
release holes were required in the proof mass. A solid proof mass with no 
perforation resulted in more than 25% increase in mass, smaller footprint and 
improved mechanical and electrical noise performances. Through innovation 
in the fabrication process, the resolution and sensitivity of the dry-released 
SOI accelerometers were each improved by 10× to achieve, for the first time, 
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deep sub-micro-gravity resolution in a small footprint (<0.5cm2). The 
improved fabrication process enabled increase of the seismic mass (to 
suppress the mechanical noise) and reduction of gap sizes (to increase the 
sensitivity and suppress the electrical noise), independently. In the other 
words, the device sensitivity was improved by reduction of the capacitive gap 
size through the deposition of a layer of doped LPCVD poly silicon. In 
addition, the device mechanical noise floor was improved by increasing the 
solid seismic mass through saving some part of the handle layer attached to 
the proof mass. More than five devices were tested for the functionality and 
performance. All of them demonstrated true sub-micro-gravity resolution. 
3. A generic capacitive interface architecture based on a programmable front-end 
charge amplifier and back-end first-order Σ∆ modulator was introduced and 
implemented in a 2.5 V 0.25µm CMOS technology. The Σ∆ modulator is 
effectively decoupled from the sensor to achieve optimized performance 
regardless of the size of the sensor capacitance. In addition, the front-end can 
be sampled at low frequency (especially useful when the sensor capacitance 
and hence the time constants are large), while the back-end is clocked at a 
higher frequency to up-convert the quantization noise more efficiently. 
4. The efficiency of the CDS scheme in low-frequency noise cancellation was 
quantified with simulation and was verified by comparing implementations 
with and without CDS. 
5. A new reference-capacitor-less front-end IC was designed and implemented 
that has the ability of interfacing capacitive sensors with large rest capacitors 
including bulk-micromachined accelerometers. It eliminated area consuming 
on-chip reference capacitors and increased the versatility of the front-end 
block. In this architecture, the proof mass was tied to a constant voltage source 
(0.5VDD) at all times and was never switched. This in turn simplified the 
digital clock generator circuit and reduced the charge injection noise. The 
front-end block was used in two different open-loop architectures. One was a 
band-limited analog output circuit to interface with sub-micro-gravity SOI 
accelerometers. The other one was a digital output circuit (Σ∆ modulator) 
wirebonded to micro-gravity accelerometers. A 2.5 V 0.25 µm and a 3 V 0.5 
155 
  
µm N-well CMOS were used to fabricate the interface ICs. A complete 
characterization of the noise and power performances was provided for each 
of the MEMS-IC implementations. The accelerometer system was 
characterized for the static and dynamic responses.  
6. In the last part of the dissertation, the design, implementation and 
characterization of a new monolithic electromechanical high-order Σ∆ 
microaccelerometer with micro-gravity resolution and stability and an 
extended dynamic range of 95 dB was presented. The overall order of the 
closed-loop (force-rebalanced) system was 4, suppressing the in-band 
quantization noise by more than 20 dB. The interface circuit is implemented in 
a standard 3 V 0.5 µm N-well CMOS process and consumes a low-power of 
4.5 mW. The IC chip provides a 1-bit PWM output that is amplified and fed 
back to the accelerometer through a set of comb-drive actuators. The main 
advantage of using comb-drive actuator (compared to parallel-plate actuator) 
is that the electrostatic feedback force does not depend on the proof mass 
position, which provides linearity and simplifies the design. Since the comb-
drive actuator is implemented in thick SOI with reduced gap, the feedback 
force will be strong enough to null the movement of the large proof mass. . 
The output noise of the closed-loop system is measured to be -87 dBV/√Hz at 
20 Hz with a resolution bandwidth (RBW) of 3 Hz. The system without 
electromechanical feedback measures a noise floor of -65 dBV/√Hz at 20 Hz, 
which is dominated with the in-band quantization noise. A 22 dB 
improvement in quantization noise and hence dynamic range was achieved 
through the closed-loop operation with a sampling clock of 40 kHz 








A comparison between the presented open-loop sub-micro-gravity capacitive CMOS-
SOI accelerometer and two other state-of-the-art accelerometers from Applied 
MEMS, Inc [96] and Freescale Semiconductor, Inc [97] is provided in Table 7.1. To 
the best of the author’s knowledge, this SOI accelerometer is one of the most sensitive 
capacitive MEMS accelerometers that have been reported so far. 
Table 7.1: A comparison between our designed accelerometer and two other 
accelerometers from Applied MEMS, Inc and Freescale Semiconductor, Inc. 
Parameter Si-FlexTM SF1500L [96] MMA6270Q [97] Sub-micro-g SOI  
Full-scale ±3g ±1.5g Dual  ±30 milli-g 
TNEA 500 ng/√Hz (1) 350 µg/√Hz 213 ng/√Hz 
Sensitivity 1.2 V/g 0.8 V/g 105 V/g 
DR 120 dB NA 103 dB 
Bandwidth DC-1.5kHz DC-350 Hz DC-200 Hz 
Supply ±6 V to ±15 V 3.3 V (1) 3 V 
Output format Analog Analog Analog 
Dissipation NA 1.65 mW 4 mW 
(1) Typical value 
 
7.2 FUTURE DIRECTION 
The capacitive SOI accelerometers described in this dissertation were single axis, 
wirebonded to the IC chip (two-chip solution) with no wafer-level packaging. 
Packaging of the accelerometers is an important research area that needs more 
exploration. Although, we have used open-cavity MEMS-IC packaging, there are 
other MEMS solutions to do monolithic 3-Axis MEMS-IC packaging in a wafer-level, 
which is an important feature for commercialization of the accelerometers [93]. 
In many applications, it is important to measure the acceleration in three-spatial 
dimensions. The other potential research can be concentrated on the design and 
implementation of biaxial or triaxial micro-gravity SOI accelerometers in a single SOI 
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embodiment with a small form-factor that are wirebonded to a single interface circuit. 
A functional block diagram of such a design is shown in Figure 7.1.  
 
Figure 7.1: Functional block diagram of a triaxial multiplexed accelerometer. 
In this figure, the input ports of CS11, CR11, CS21, CR21, CS12, CR12, CS22, CR22, CS13, CR13, 
CS23, and CR23 denote changing capacitances of 3 different fully-differential capacitive 
MEMS accelerometers. EN is the chip enable input. Each accelerometer is selected 
through a time-division multiplexer (TDM) and connected to the only switched-
capacitor charge amplifier (SC CHG AMP) in the front-end. The amplifier has a fully 
differential scheme, to suppress the common-mode noises, with a binary-weighted 
programmable gain. Differential-to-single-ended conversion is utilized by an 
instrumentation amplifier. The output signal of each accelerometer is eventually 
separated by a time-division-demultiplexer (TDD). Each output channel passes 
through a buffered sample-and-hold (S&H) and RC low-pass filter. Figure 7.2 
demonstrates the circuit schematic of the interface IC. The control logic block should 
provide the necessary sequential clocks of P1, P2, P3, H1, H2, and H3 along with the 




Figure 7.2: Schematic diagram of a multi-channel-accelerometer readout IC. 
Figure 7.3 shows the sequence of the clocks required in SC amplifier, TDM and TDD 
blocks. 
 
Figure 7.3: SC, TDM and TDD timing clocks. 
This architecture should demonstrate the stat-of-the-art 3-axis SOI accelerometer-IC 
with smallest footprint and lowest power dissipation that is competitive with other 
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